Test generation for comprehensive testing of linear analog circuits using transient response sampling

The problem of testing analog components continues to be the bottleneck in reducing the time-to-market of mixed-signal ICs. In this paper, we present a test generation algorithm for implicit functional testing of linear analog circuits using transient response sampling. Each specification of the circuit under test (CUT) imposes bounds on individual parametric deviations under the single fault assumption. These bounds are mapped on to "acceptable" ranges of measurements of the transient response of the CUT at various sample points using time domain sensitivity calculations. Any circuit that "passes" the applied test is also guaranteed to meet its specifications. The simplicity of the test waveform, reduced test generation time and test time show that this testing method is a good alternative to existing testing schemes.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  R. Voorakaranam,et al.  Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis , 1997, Proceedings International Test Conference 1997.

[4]  Lawrence Pillage,et al.  Electronic Circuit & System Simulation Methods (SRE) , 1998 .

[5]  Jacob A. Abraham,et al.  Analog Testing with Time Response Parameters , 1996, IEEE Des. Test Comput..

[6]  E. Kuh,et al.  The state-variable approach to network analysis , 1965 .

[7]  Abhijit Chatterjee,et al.  FLYER: fast fault simulation of linear analog circuits using polynomial waveform and perturbed state representation , 1997, Proceedings Tenth International Conference on VLSI Design.

[8]  Abhijit Chatterjee,et al.  Fault-based automatic test generator for linear analog circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[9]  B. Kaminska,et al.  CLP-based multifrequency test generation for analog circuits , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[10]  Mani Soma,et al.  Dynamic test signal design for analog ICs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[11]  R. Dandapani,et al.  Test generation for linear analog circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[12]  Jacob A. Abraham,et al.  A novel test generation approach for parametric faults in linear analog circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[13]  S. Natarajan,et al.  A systematic method for obtaining state equations using MNA , 1991 .

[14]  Abhijit Chatterjee,et al.  Low-cost and efficient digital-compatible BIST for analog circuits using pulse response sampling , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[15]  Sheng-Jen Tsai,et al.  Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.

[16]  Helmut Graeb,et al.  Design based analog testing by characteristic observation inference , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[17]  Yilong Kang,et al.  Systematic method for obtaining state-space representation of nonlinear dynamic circuits using MNA , 1992 .

[18]  Mani Soma,et al.  Analytical Fault Modeling And Static Test Generation For Analog ICs , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[19]  Jacob A. Abraham,et al.  DCIATP-an iterative analog circuit test generation program for generating DC single pattern tests , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.