An Improved Approach to Tag Reduction on Low Power CMP with Trade-Off of Energy and Performance

Energy consumption and performance are always major considerations in microprocessor optimization. However, mostly, saving energy causes performance decrement. Based on the previous energy saving research on tag reduction for low power Chip Multiprocessor (CMP), we proposed an improved approach to balance energy and performance by introducing an affiliation degree. To our best knowledge, this is the first work that analyzes the energy and performance of tag reduction on CMP. We also formulate the trade-off of energy and performance to an equivalent problem which is to find out an appropriate affiliation degree to get the benefit with trade-off of energy and performance most. In the experiment, we apply our approach to a 16-core CMP with help of simulation. The experiment results show that when affiliation degree is 12, the energy saving and performance cost of tag reduction on CMP can be balanced best.

[1]  Ulrich Kremer,et al.  The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction , 2003, PLDI '03.

[2]  Peter Petrov,et al.  Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory , 2006, International Journal of Parallel Programming.

[3]  Peter Petrov,et al.  Tag compression for low power in dynamically customizable embedded processors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Mahmut T. Kandemir,et al.  DRAM energy management using software and hardware directed power mode control , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[5]  M. J. Irwin,et al.  Scheduler-based DRAM energy management , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[6]  Peter Petrov,et al.  Virtual page tag reduction for low-power TLBs , 2003, Proceedings 21st International Conference on Computer Design.

[7]  Richard E. Kessler,et al.  Inexpensive Implementations Of Set-Associativity , 1989, The 16th Annual International Symposium on Computer Architecture.

[8]  Jun Shirako,et al.  Compiler Control Power Saving Scheme for Multi Core Processors , 2005, LCPC.

[9]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  Mahmut T. Kandemir,et al.  Hardware and Software Techniques for Controlling DRAM Power Modes , 2001, IEEE Trans. Computers.

[11]  Ruben W. Castelino,et al.  Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor , 1995, Digit. Tech. J..

[12]  Dean M. Tullsen,et al.  Editorial: Special Section on CMP Architectures , 2007, IEEE Trans. Parallel Distributed Syst..

[13]  David H. Albonesi,et al.  Selective cache ways: on-demand cache resource allocation , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.

[14]  Ying Chen,et al.  Minimizing Energy via Loop Scheduling and DVS for Multi-Core Embedded Systems , 2005, 11th International Conference on Parallel and Distributed Systems (ICPADS'05).

[15]  Long Zheng,et al.  I-Cache Tag Reduction for Low Power Chip Multiprocessor , 2009, 2009 IEEE International Symposium on Parallel and Distributed Processing with Applications.

[16]  Xiangrong Zhou,et al.  Heterogeneously tagged caches for low-power embedded systems with virtual memory support , 2008, TODE.