Performance survey of classic and Optic network-on-chip

[1]  F. Ellinger,et al.  A 100-mW 4/spl times/10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects , 2005, IEEE Journal of Solid-State Circuits.

[2]  Narayanan Vijaykrishnan,et al.  Designing energy-efficient NoC for real-time embedded systems through slack optimization , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[3]  Naresh R. Shanbhag,et al.  Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[4]  M. Horowitz,et al.  A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[5]  David H. Albonesi,et al.  Phastlane: a rapid transit optical routing network , 2009, ISCA '09.

[6]  Natalie D. Enright Jerger,et al.  QuT: A low-power optical Network-on-Chip , 2014, 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS).

[7]  A. Biberman,et al.  Broadband Silicon Photonic Electrooptic Switch for Photonic Interconnection Networks , 2011, IEEE Photonics Technology Letters.

[8]  George Varghese,et al.  Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Huaxi Gu,et al.  A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Oscar Gustafsson,et al.  Analysis of switching activity in DSP signals in the presence of noise , 2009, IEEE EUROCON 2009.

[11]  Axel Jantsch,et al.  Mathematical formalisms for performance evaluation of networks-on-chip , 2013, CSUR.

[12]  Yingtao Jiang,et al.  Fine-grained runtime power budgeting for networks-on-chip , 2015, The 20th Asia and South Pacific Design Automation Conference.

[13]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[14]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[15]  Jason T. S. Liao,et al.  Optical I/O technology for tera-scale computing , 2009, ISSCC 2009.

[16]  Christopher Batten,et al.  Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[17]  Ian O'Connor,et al.  Chameleon: Channel efficient Optical Network-on-Chip , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Lizhong Chen,et al.  NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.

[19]  Sharad Malik,et al.  Power-driven design of router microarchitectures in on-chip networks , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[20]  Keren Bergman,et al.  Low-Power Optical Interconnects based on Resonant Silicon Photonic Devices: Recent Advances and Challenges , 2018, ACM Great Lakes Symposium on VLSI.