Maximum intrinsic gain degradation in technology scaling
暂无分享,去创建一个
Aggressive device scaling has begun to pose significant problems to the analog design community. For the most part, digital circuitry benefits from the effects of scaling in terms of both faster speeds and decreased power consumption with the exception gate leakage becoming significant. A recent push towards system on a chip (SOC) designs in which both digital and analog components of a system co-exist on the same monolithic substrate has forced many analog designs into these scaled technologies. The effects of scaling have not been as beneficial to the analog component as it has to their digital counterparts.
[1] B. Nauta,et al. Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.
[2] K. Steinhubl. Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .
[3] Anne-Johan Annema,et al. Analog circuit performance and process scaling , 1999 .