论文信息 - Timed D ILL : Digital Logic in L OTOS - 字舞流文

Timed D ILL : Digital Logic in L OTOS

Kenneth J. Turner | Ji He

[1] Thomas A. Henzinger,et al. HYTECH: the next generation , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.

[2] Wang Yi,et al. CCS + Time = An Interleaving Model for Real Time Systems , 1991, ICALP.

[3] Stephen H. Unger,et al. Asynchronous sequential switching circuits , 1969 .

[4] Guy Leduc,et al. An Enhanced Version of Timed LOTOS and its Application to a Case Study , 1993, FORTE.

[5] Rajeev Alur,et al. Model-checking for real-time systems , 1990, [1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science.

[6] Conrado Daws,et al. Verifying ET-LOTOS programmes with KRONOS , 1994, FORTE.

[7] Marten van Sinderen,et al. Architecture and Specification Style in Formal Descriptions of Distributed Systems , 1988 .

[8] Guy Leduc,et al. An Introduction to ET-LOTOS for the Description of Time-Sensitive Systems , 1997, Comput. Networks ISDN Syst..

[9] Christian Hernalsteen,et al. A Timed Automaton Model for ET-LOTOS Verification , 1997, FORTE.