Processing big-data with Memristive Technologies: Splitting the Hyperplane Efficiently

An important cornerstone of data processing is the ability to efficiently capture structure in data. This entails treating the input space as a hyperplane that needs partitioning. We argue that several modern electronic systems can be understood as carrying out such partitionings: from standard logic gates to Artificial Neural Networks (ANNs). More recently, memristive technologies equipped such systems with the benefit of continuous tuneability directly in hardware, thus rendering these reconfigurable in a power and space efficient manner. Here, we demonstrate several proof-of-concept examples where memristors enable circuits optimised to carry out different flavours of the fundamental task of splitting the hyperplane. These include threshold logic and receptive field based classifiers that are presented within the context of a unified perspective.

[1]  T. Prodromakis,et al.  High Density Crossbar Arrays with Sub- 15 nm Single Cells via Liftoff Process Only , 2016, Scientific Reports.

[2]  S. Bobba,et al.  Current-mode threshold logic gates , 2000, Proceedings 2000 International Conference on Computer Design.

[3]  James V. Stone,et al.  Error functions, error signals, and conjugate gradient back propagation , 1995 .

[4]  Sarma Vrudhula,et al.  Design of a robust, high performance standard cell threshold logic family for DSM technology , 2010, 2010 International Conference on Microelectronics.

[5]  Vincenzo Catania,et al.  Design of basic hardware gates for efficient fuzzy computing , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[6]  Hayaru Shouno,et al.  Analysis of function of rectified linear unit used in deep learning , 2015, 2015 International Joint Conference on Neural Networks (IJCNN).

[7]  Spyros Tragoudas,et al.  Low power and high speed current-mode memristor-based TLGs , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).

[8]  Leon O. Chua,et al.  If it’s pinched it’s a memristor , 2014 .

[9]  Alex Pappachen James,et al.  A Survey of Memristive Threshold Logic Circuits , 2016, IEEE Transactions on Neural Networks and Learning Systems.

[10]  Spyros Tragoudas,et al.  Delay Analysis for Current Mode Threshold Logic Gate Designs , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Chen-Yi Lee,et al.  A Hardware-Efficient Sigmoid Function With Adjustable Precision for a Neural Network System , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  James R. Williamson,et al.  A formulation of receptive field type input layer for TAM network using Gabor function , 2004, 2004 IEEE International Conference on Fuzzy Systems (IEEE Cat. No.04CH37542).

[13]  Ali Khiat,et al.  Charge-based computing with analogue reconfigurable gates , 2017, ArXiv.

[14]  W. Pitts,et al.  A Logical Calculus of the Ideas Immanent in Nervous Activity (1943) , 2021, Ideas That Created the Future.

[15]  Chiara Bartolozzi,et al.  Synaptic Dynamics in Analog VLSI , 2007, Neural Computation.

[16]  Spyros Stathopoulos,et al.  Multibit memory operation of metal-oxide bi-layer memristors , 2017, Scientific Reports.

[17]  Wei D. Lu,et al.  Sparse coding with memristor networks. , 2017, Nature nanotechnology.

[18]  Christos Papavassiliou,et al.  A memristor-CMOS hybrid architecture concept for on-line template matching , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[19]  Christos Papavassiliou,et al.  Memory Impedance in TiO2 based Metal-Insulator-Metal Devices , 2014, Scientific Reports.

[20]  Geoffrey E. Hinton,et al.  ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.