Contributions to the evaluation of ensembles of combinational logic gates
暂无分享,去创建一个
Marcelo Lubaszewski | Renato P. Ribas | André Inácio Reis | Vinicius Callegaro | Simone Bavaresco | N. Schuch
[1] Lech Józwiak,et al. Information-driven circuit synthesis with the pre-characterized gate libraries , 2005, J. Syst. Archit..
[2] Duncan M. Walker. The essential role of test in DFM , 2007 .
[3] Carl Sechen,et al. Large standard cell libraries and their impact on layout area and circuit performance , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.
[4] Sachin S. Sapatnekar,et al. DAG based library-free technology mapping , 2007, GLSVLSI '07.
[5] Rung-Bin Lin,et al. Benchmark circuits improve the quality of a standard cell library , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[6] Sachin S. Sapatnekar,et al. Exact lower bound for the number of switches in series to implement a combinational logic cell , 2005, 2005 International Conference on Computer Design.
[7] Rajendran Panda,et al. Library-less synthesis for static CMOS combinational logic circuits , 1997, ICCAD 1997.
[8] Carl Sechen,et al. The future of custom cell generation in physical synthesis , 1997, DAC.
[9] Ilaria De Munari,et al. An evolutionary approach for standard-cell library reduction , 2007, GLSVLSI '07.
[10] Richard W. Hamming,et al. Error detecting and error correcting codes , 1950 .
[11] W. Agatstein,et al. Validating an ASIC standard cell library , 1990, Third Annual IEEE Proceedings on ASIC Seminar and Exhibit.
[12] Karim Arabi,et al. Digital oscillation-test method for delay and stuck-at fault testing of digital circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[13] S.I. Long. Test structures for propagation delay measurements on high-speed integrated circuits , 1984, IEEE Transactions on Electron Devices.
[14] Themistoklis Haniotakis,et al. A Methodology for Transistor-Efficient Supergate Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Vamsi Boppana,et al. Transistor-level optimization of digital designs with flex cells , 2005, Computer.
[16] Subhasish Mitra,et al. Delay defect characteristics and testing strategies , 2003, IEEE Design & Test of Computers.