Dual-mode 10MHz BW 4.8/6.3mW reconfigurable lowpass/complex bandpass CT ΣΔ modulator with 65.8/74.2dB DR for a zero/low-IF SDR receiver

A dual-mode wideband reconfigurable lowpass /complex bandpass continuous-time sigma-delta (LP/CBP CT ΣΔ) modulator with digitally-assisting integrated in a zero/ low-IF SDR receiver is presented. The proposed modulator is capable of switching in either 3rd-order LP or 2nd-order CBP with 10MHz bandwidth (BW) in each mode. The power-efficient amplifiers in active-RC integrators are implemented with active feedforward and anti-pole-splitting compensation schemes. The 2-bit digitally-switched current-steering DAC with gate-leakage compensation is proposed to cover the current variation in LP/CBP mode and solve the unavoidable gate-leakage issue in deep submicron CMOS. Fabricated in 65nm CMOS, the modulator achieves 65.8dB DR, 62.2dB peak SNDR in LP 10MHz BW mode and 74.2dB DR, 63.9dB SNDR across 10MHz signal-band with center frequency of 6MHz in CBP mode, occupying a core area of 0.39mm2. Powered by a 1.2-V supply, the effective power consumption is only 4.8 and 6.3mW in LP and CBP mode respectively, resulting in measured FoMs of 0.23 and 0.25pJ/conversion.

[1]  Thomas Burger,et al.  A 0.13/spl mu/m CMOS EDGE/UMTS/WLAN Tri-Mode /spl Delta//spl Sigma/ ADC with -92dB THD , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[3]  Yung-Yu Lin,et al.  A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver , 2011, IEEE Journal of Solid-State Circuits.

[4]  Thomas Burger,et al.  A 0.13μm CMOS EDGE/UMTS/WLAN Tri-Mode ΔΣ ADC with -92dB THD , 2007, ISSCC.

[5]  Amr Elshazly,et al.  A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer , 2012, 2012 IEEE International Solid-State Circuits Conference.

[6]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  A. Vasilopoulos,et al.  A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDR , 2006, IEEE Journal of Solid-State Circuits.