Self-Measurement of Combinatorial Circuit Delays in FPGAs

This article proposes a Built-In Self-Test (BIST) method to accurately measure the combinatorial circuit delays on an FPGA. The flexibility of the on-chip clock generation capability found in modern FPGAs is employed to step through a range of frequencies until timing failure in the combinatorial circuit is detected. In this way, the delay of any combinatorial circuit can be determined with a timing resolution of the order of picoseconds. Parallel and optimized implementations of the method for self-characterization of the delay of all the LUTs on an FPGA are also proposed. The method was applied to Altera Cyclone II and III FPGAs . A complete self-characterization of LUTs on a Cyclone II was achieved in 2.5 seconds, utilizing only 13kbit of block RAM to store the results. More extensive tests were carried out on the Cyclone III and the delays of adder circuits and embedded multiplier blocks were successfully measured. This self-measurement method paves the way for matching timing requirements in designs to FPGAs as a means of combating the problem of process variations.

[1]  Irith Pomeranz,et al.  At-speed delay testing of synchronous sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[2]  Patrick Girard,et al.  High quality TPG for delay faults in look-up tables of FPGAs , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[3]  Gordon W. Roberts,et al.  A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Peter Y. K. Cheung,et al.  Self-characterization of Combinatorial Circuit Delays in FPGAs , 2007, 2007 International Conference on Field-Programmable Technology.

[5]  Jiang Hu,et al.  ASIC design flow considering lithography-induced effects , 2008, IET Circuits Devices Syst..

[6]  Peter Y. K. Cheung,et al.  Within-die delay variability in 90nm FPGAs and beyond , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[7]  Peter Y. K. Cheung,et al.  Characterisation of FPGA Clock Variability , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[8]  Peter Y. K. Cheung,et al.  Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis , 2007, FPGA '07.

[9]  Mehdi Baradaran Tahoori,et al.  Application-Dependent Delay Testing of FPGAs , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Hanpei Koike,et al.  Performance and yield enhancement of FPGAs with within-die variation using multiple configurations , 2007, FPGA '07.

[11]  Sherief Reda,et al.  Within-die process variations: How accurately can they be statistically modeled? , 2008, 2008 Asia and South Pacific Design Automation Conference.

[12]  Premachandran R. Menon,et al.  Design-specific path delay testing in lookup-table-based FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Charles E. Stroud,et al.  BIST-Based Delay-Fault Testing in FPGAs , 2003, J. Electron. Test..

[14]  Jinjun Xiong,et al.  Robust Extraction of Spatial Correlation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Ryszard Szplet,et al.  Interpolating time counter with 100 ps resolution on a single FPGA device , 2000, IEEE Trans. Instrum. Meas..

[16]  Xiao-Yu Li,et al.  FPGA as Process Monitor-an effective method to characterize poly gate CD variation and its impact on product performance and yield , 2004, IEEE Transactions on Semiconductor Manufacturing.

[17]  Jinjun Xiong,et al.  FPGA Performance Optimization Via Chipwise Placement Considering Process Variations , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[18]  Kazutoshi Kobayashi,et al.  A yield and speed enhancement scheme under within-die variations on 90nm LUT array , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[19]  Cheng-Wen Wu,et al.  A BIST scheme for FPGA interconnect delay faults , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[20]  Peter Y. K. Cheung,et al.  Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations , 2008, TRETS.

[21]  Sachin S. Sapatnekar,et al.  Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC , 2006 .

[22]  S. Nassif,et al.  Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).