Post-routing layer assignment for double patterning
暂无分享,去创建一个
Yinghai Lu | Hai Zhou | Xuan Zeng | Jian Sun | Jian Sun | H. Zhou | Xuan Zeng | Yinghai Lu
[1] D Josep. Max-Cut and Max-Bisection are NP-hard on unit disk graphs , 2006 .
[2] David Hung-Chang Du,et al. Layer Assignment Problem for Three-Layer Routing , 1988, IEEE Trans. Computers.
[3] Jason Cong,et al. An efficient approach to multilayer layer assignment with anapplication to via minimization , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Kun Yuan,et al. Double patterning lithography friendly detailed routing with redundant via consideration , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[5] Kun Yuan,et al. Layout Decomposition for Triple Patterning Lithography , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Yue Xu,et al. A matching based decomposer for double patterning lithography , 2010, ISPD '10.
[7] R. Pinter. Optimal layer assignment for interconnect , 1984 .
[8] Yue Xu,et al. GREMA: Graph reduction based efficient mask assignment for double patterning technology , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[9] Andrew B. Kahng,et al. Layout decomposition for double patterning lithography , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[10] Andrew B. Kahng,et al. Layout Decomposition Approaches for Double Patterning Lithography , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] David Z. Pan,et al. Double patterning technology friendly detailed routing , 2008, ICCAD 2008.