A new bridging fault model for more accurate fault behavior

We describe a new bridging fault model which more accurately simulates the behavior of bridging faults that have been observed as a result of manufacturing fabrication defects in tightly packed logic structures.

[1]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[2]  Charles E. Stroud,et al.  A method for testing partially programmable logic arrays in CPLDs , 2000, 2000 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No.00CH37057).

[3]  Charles E. Stroud,et al.  Bridging fault extraction from physical design data for manufacturing test development , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  Charles E. Stroud,et al.  Multiple fault simulation with random and clustered fault injection , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[5]  Charles F. Hawkins,et al.  IDDQ Testing of VLSI Circuits , 1993, Springer US.

[6]  C. Timoc,et al.  Logical Models of Physical Failures , 1983, ITC.

[7]  Robert C. Aitken,et al.  The effect on quality of non-uniform fault coverage and fault probability , 1994, Proceedings., International Test Conference.

[8]  Tracy Larrabee,et al.  Diagnosing realistic bridging faults with single stuck-at information , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[10]  Siyad C. Ma,et al.  A comparison of bridging fault simulation methods , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).