LNS Subtraction Using Novel Cotransformation and/or Interpolation
暂无分享,去创建一个
Sylvain Collange | Mark G. Arnold | Panagiotis D. Vouzis | M. Arnold | P. Vouzis | Caroline Collange
[1] Sylvain Collange,et al. Cotransformation Provides Area and Accuracy Improvement in an HDL Library for LNS Subtraction , 2007 .
[2] Richard Hughey,et al. The UCSC Kestrel Application-Unspecific Processor , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).
[3] David Lewis. 114 MFLOPS logarithmic number system arithmetic unit for DSP applications , 1995 .
[4] Leonidas G. Bleris,et al. Towards embedded model predictive control for System-on-a-Chip applications , 2006 .
[5] Naofumi Takagi,et al. Function evaluation by table look-up and addition , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.
[6] Mark G. Arnold. Redundant logarithmic arithmetic for MPEG decoding , 2004, SPIE Optics + Photonics.
[7] J. N. Coleman. Simplification of table structure in logarithmic arithmetic , 1995 .
[8] Arnaud Tisserand,et al. Some improvements on multipartite table methods , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.
[9] Mark G. Arnold,et al. Arithmetic co-transformations in the real and complex logarithmic number systems , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.
[10] Florent de Dinechin,et al. Floating Point or LNS: Choosing the Right Arithmetic on an Aapplication Basis , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).
[11] Graham A. Jullien,et al. Array Processing Using Alternate Arithmetic - A 20 Year Legacy , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).
[12] Karl S. Hemmert,et al. A comparison of floating point and logarithmic number systems for FPGAs , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).
[13] Makoto Taiji,et al. Scientific simulations with special purpose computers - the GRAPE systems , 1998 .
[14] Earl E. Swartzlander,et al. The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.
[15] Florent de Dinechin,et al. Table-based polynomials for fast hardware function evaluation , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).
[16] John N. Coleman,et al. Matrix engine for signal processing applications using the logarithmic number system , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.
[17] Steve Young,et al. The HTK book version 3.4 , 2006 .
[18] J. Detrey,et al. A VHDL library of LNS operators , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.
[19] David M. Lewis. An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System , 1990, IEEE Trans. Computers.
[20] Harvey F. Silverman,et al. Performing Log-Scale Addition on a Distributed Memory MIMD Multicomputer with Reconfigurable Computing Capabilities , 1995, International Conference on Parallel Processing.
[21] M. G. Arnold. A pipelined LNS ALU , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.
[22] Arnaud Tisserand,et al. Multipartite table methods , 2005, IEEE Transactions on Computers.
[23] Earl E. Swartzlander,et al. Sign/Logarithm Arithmetic for FFT Implementation , 1983, IEEE Transactions on Computers.