IBIS-AMI Based PAM4 Signaling and FEC Technique for 25 Gb/s Serial Link

This paper investigates Input/Output Buffer Information Specification Algorithmic Model Interface (IBIS-AMI) model extension for 25 Gb/s PAM4 (4-level Pulse Amplitude Modulation) serial link to improve the development efficiency. By using the ADS (Advanced Design System) Channel Simulator, the effects of device package, jitter and crosstalk on the actual performance are studied at first. Then, for forward error correction (FEC) technique, the bit error rate (BER) performance and the bathtub curves are analyzed in detail. Simulation results show that device package, jitter and crosstalk can make the link performance worse. And much better performance can be obtained by using the combination of equalization and FEC techniques compared with using the equalization technique separately.

[1]  Samuel Palermo,et al.  A 32 Gb/s 0.55 mW/Gbps PAM4 1-FIR 2-IIR tap DFE receiver in 65-nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[2]  Shreyas Sen,et al.  A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[3]  Jri Lee,et al.  Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies , 2015, IEEE Journal of Solid-State Circuits.

[4]  Raluca Dinu,et al.  Multi-100 GbE and 400 GbE Interfaces for Intra-Data Center Networks Based on Arrayed Transceivers With Serial 100 Gb/s Operation , 2015, Journal of Lightwave Technology.

[5]  N. Dikhaminjia,et al.  High-speed serial link challenges using multi-level signaling , 2015, 2015 IEEE 24th Electrical Performance of Electronic Packaging and Systems (EPEPS).

[6]  Jri Lee,et al.  2.3 60Gb/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[7]  N. Dikhaminjia,et al.  PAM4 signaling considerations for high-speed serial links , 2016, 2016 IEEE International Symposium on Electromagnetic Compatibility (EMC).

[8]  Arash Zargaran-Yazd,et al.  IBIS-AMI modelling of high-speed memory interfaces , 2015, 2015 IEEE 24th Electrical Performance of Electronic Packaging and Systems (EPEPS).

[9]  F. Costa,et al.  Crosstalk analysis of multigigabit links on high density interconnects PCB using IBIS AMI models , 2012, 2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS).