Reverse Rate Matching for Low-Power

In this paper, a reverse rate matching method is presented for LTE-Advanced turbo decoders. In LTE-Advanced systems, the turbo codes are highly punctured to achieve high data rate when the channel is reliable. In that case, since only a small part of the input frame memory contains meaningful data, accessing all entries of the memory is redundant. To reduce the meaningless accesses, the proposed reverse rate matching method evaluates whether each code bit is punctured or not. As a result, more than 30% of the power consumed in accessing the input memory can be saved when the code rate is high. Furthermore, a low-complexity hardware architecture realizing the proposed method is presented for parallel-SISO decoding. By making use of a specific relationship resident in parallel input indexes, the hardware complexity of the reverse rate matching unit is reduced by 44%.

[1]  Keshab K. Parhi,et al.  Parallel Turbo decoding , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  In-Cheol Park,et al.  Tail-Overlapped SISO Decoding for High-Throughput LTE-Advanced Turbo Decoders , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[4]  Liesbet Van der Perre,et al.  Reduction of HARQ memory in low mobility LTE systems , 2013, 2013 IEEE International Conference on Communications (ICC).

[5]  Cheng-Chi Wong,et al.  Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Qiuting Huang,et al.  Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE , 2011, IEEE Journal of Solid-State Circuits.

[7]  In-Cheol Park,et al.  Bit-Level Extrinsic Information Exchange Method for Double-Binary Turbo Codes , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[8]  An-Yeu Wu,et al.  Low-Power Memory-Reduced Traceback MAP Decoding for Double-Binary Convolutional Turbo Decoder , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Guido Masera,et al.  State Metric Compression Techniques for Turbo Decoder Architectures , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  In-Cheol Park,et al.  Low-Power Hybrid Turbo Decoding Based on Reverse Calculation , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[11]  Christoph Roth,et al.  Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Andrew J. Viterbi,et al.  An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[13]  Pangan Ting,et al.  Extrinsic data compression method for double-binary turbo codes , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[14]  In-Cheol Park,et al.  Low-power log-MAP decoding based on reduced metric memory access , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.