Comparative study of full adder circuit with 32nm MOSFET, DG-FinFET and CNTFET

In this paper, we study the performance of Full Adder circuit with three different FET devices, MOSFET, Double-Gate (DG) FinFET and CNTFET, in 32nm technology. The full adder circuit is implemented using two different logic styles, the conventional 28-transistor (28T) CMOS logic and Gate Diffusion Input (GDI) logic. Power consumption, delay and Power Delay Product (PDP) are investigated using LTspice and HSPICE simulations. CNTFET shows the best performance among the three with the least power consumption and delay.

[1]  A. Rana,et al.  Comparative study of digital inverter for CNTFET & CMOS technologies , 2013, 2013 Nirma University International Conference on Engineering (NUiCONE).

[2]  S. S. Rathod,et al.  Analysis of multifin n-FinFET for analog performance at 30nm gate length , 2016, 2016 International Conference on Communication and Electronics Systems (ICCES).

[3]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  L. S. Phanindra,et al.  A novel design and implementation of multi-valued logic arithmetic full adder circuit using CNTFET , 2016, 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT).

[5]  Neha Gupta,et al.  Low Power FinFET based 10T SRAM cell , 2016, 2016 Second International Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (CIPECH).

[6]  Jean Marc Gallière,et al.  Analysis of short defects in FinFET based logic cells , 2017, Latin American Test Symposium.

[7]  Saurabh Chaudhury,et al.  Advantage of CNTFET characteristics over MOSFET to reduce leakage power , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[8]  Omid Kavehei,et al.  Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell , 2008, J. Comput..

[9]  S. K. Sinha,et al.  Simulation and analysis of quantum capacitance in single-gate MOSFET, double-gate MOSFET and CNTFET devices for nanometre regime , 2012, 2012 International Conference on Communications, Devices and Intelligent Systems (CODIS).

[10]  Y. Padma Sai,et al.  Low leakage CNTFET full adders , 2015, 2015 Global Conference on Communication Technologies (GCCT).

[11]  Lucky Agarwal,et al.  Short channel effects (SCEs) characterization of underlaped dual-K spacer in dual-metal gate FinFET device , 2016, 2016 International Conference on Control, Computing, Communication and Materials (ICCCCM).

[12]  Mohita,et al.  Design and stability analysis of CNTFET based SRAM Cell , 2016, 2016 IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS).

[13]  Hai Au Huynh,et al.  Modeling of FinFET Parasitic Source/Drain Resistance With Polygonal Epitaxy , 2017, IEEE Transactions on Electron Devices.

[15]  A. Singh,et al.  Design and Analysis of CNTFET-Based SRAM , 2015 .

[16]  T. Fjeldly,et al.  Modeling of quantum mechanical effects in ultra-thin body nanoscale double-gate FinFET , 2009, 2009 2nd International Workshop on Electron Devices and Semiconductor Technology.

[17]  Michael Loong Peng Tan,et al.  Design and implementation of a 1-bit FinFET Full Adder cell for ALU in subthreshold region , 2014, 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014).

[18]  Rossen Ivanov Radonov,et al.  Analysis of the impact of CNTFET model parameters on its transfer and output characteristics , 2016, 2016 XXV International Scientific Conference Electronics (ET).