论文信息 - A Calibration-Free Time-Interleaved Fourth-Order Noise-Shaping SAR ADC

A Calibration-Free Time-Interleaved Fourth-Order Noise-Shaping SAR ADC

Noise-shaping SAR (NS-SAR) is an emerging analog to digital converter (ADC) architecture that offers both high-resolution and high-energy efficiency. Despite these advantages, oversampling limits the useful bandwidth of NS-SAR ADCs. This article introduces a robust and practical interleaving architecture that overcomes this bandwidth limitation. Midway feedback to multiple successive-approximation conversion phases enables a realizable time-interleaved noise-shaped (TINS) system. The inherent delay between channels is harnessed to generate a high-order noise-transfer function (NTF). Redundancy and optimization of the NTF coefficients eliminate the risk of quantization overload, ensuring robust operation. Error feedback (EF) is realized with a summing pre-amplifier and a shared feedback bus, keeping the architecture simple. Thanks to the low required gain, the pre-amplifier is simply implemented as a single-stage open-loop amplifier. A prototype 40-nm CMOS TINS-SAR ADC has a measured SNDR of 70.4 dB for a 50-MHz bandwidth. It consumes only 13 mW and occupies 0.06 mm2. Testing of several devices and evaluation over temperature and supply variations demonstrate robust performance without calibration.

[1] Ying-Zu Lin,et al. A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[2] H. Kobayashi,et al. Explicit formula for channel mismatch effects in time-interleaved ADC systems , 2000, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066].

[3] Shanthi Pavan,et al. A 13.3 mW 60 MHz bandwidth, 76 dB DR 6 GS/s CTΔΣM with time interleaved FIR feedback , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[4] Michael P. Flynn,et al. A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.

[5] Michael P. Flynn,et al. 20.3 A 50MHz-Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[6] M. Hesener. A 14b 40 MS/s redundant SAR ADC with 480 MHz clock in 0.13μm CMOS , 2007 .

[7] Nan Sun,et al. A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure , 2018, IEEE Journal of Solid-State Circuits.

[8] Robert W. Brodersen,et al. A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .