A Calibration-Free Time-Interleaved Fourth-Order Noise-Shaping SAR ADC
暂无分享,去创建一个
Lu Jie | Boyi Zheng | Michael P. Flynn | M. Flynn | Boyi Zheng | Lu Jie
[1] Ying-Zu Lin,et al. A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS , 2017, 2017 Symposium on VLSI Circuits.
[2] H. Kobayashi,et al. Explicit formula for channel mismatch effects in time-interleaved ADC systems , 2000, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066].
[3] Shanthi Pavan,et al. A 13.3 mW 60 MHz bandwidth, 76 dB DR 6 GS/s CTΔΣM with time interleaved FIR feedback , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).
[4] Michael P. Flynn,et al. A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.
[5] Michael P. Flynn,et al. 20.3 A 50MHz-Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).
[6] M. Hesener. A 14b 40 MS/s redundant SAR ADC with 480 MHz clock in 0.13μm CMOS , 2007 .
[7] Nan Sun,et al. A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure , 2018, IEEE Journal of Solid-State Circuits.
[8] Robert W. Brodersen,et al. A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .