FPGA Based Compact and Efficient Full Image Buffering for Neighborhood Operations
暂无分享,去创建一个
[1] César Torres-Huitzil,et al. Real-time image processing with a compact FPGA-based systolic architecture , 2004, Real Time Imaging.
[2] Jae Wook Jeon,et al. FPGA Design and Implementation of a Real-Time Stereo Vision System , 2010, IEEE Transactions on Circuits and Systems for Video Technology.
[3] Ernest Jamro,et al. Implementation image data convolutions operations in FPGA reconfigurable structures for real-time vision systems , 2000, Proceedings International Conference on Information Technology: Coding and Computing (Cat. No.PR00540).
[4] Yvon Savaria,et al. Reconfigurable pipelined 2-D convolvers for fast digital signal processing , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[5] Theocharis Theocharides,et al. A high performance hardware architecture for portable, low-power retinal vessel segmentation , 2014, Integr..
[6] Qiang Liu,et al. Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Donald G. Bailey. Efficient implementation of greyscale morphological filters , 2010, 2010 International Conference on Field-Programmable Technology.
[8] Francisco Cardells-Tormo,et al. Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Nadeem Javaid,et al. iAMCTD: Improved Adaptive Mobility of Courier Nodes in Threshold-Optimized DBR Protocol for Underwater Wireless Sensor Networks , 2014, Int. J. Distributed Sens. Networks.
[10] Francisco Cardells-Tormo,et al. Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..
[11] Jack Jean,et al. Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems , 2004, The Journal of Supercomputing.
[12] Jason Cong,et al. FPGA Design Automation: A Survey , 2006, Found. Trends Electron. Des. Autom..
[13] Dirk Stroobandt,et al. Optimizing the FPGA Memory Design for a Sobel Edge Detector , 2009, ERSA.
[14] Anders Kjær-Nielsen,et al. Real-time medical video processing, enabled by hardware accelerated correlations , 2011, Journal of Real-Time Image Processing.
[15] Spiridon Nikolaidis,et al. Real-Time Machine Vision FPGA Implementation for Microfluidic Monitoring on Lab-on-Chips , 2014, IEEE Transactions on Biomedical Circuits and Systems.
[16] Najeem Lawal,et al. Complexity Analysis of Vision Functions for Comparison of Wireless Smart Cameras , 2014, Int. J. Distributed Sens. Networks.
[17] Anil Vohra,et al. A novel real-time resource efficient implementation of Sobel operator-based edge detection on FPGA , 2014 .
[18] Marc Reichenbach,et al. A SMART CAMERA PROCESSING PIPELINE FOR IMAGE APPLICATIONS UTILIZING MARCHING PIXELS , 2011 .
[19] Ali Ahmadinia,et al. A reconfigurable real-time morphological system for augmented vision , 2013, EURASIP J. Adv. Signal Process..
[20] Mariusz Duplaga,et al. Hardware-Efficient Low-Power Image Processing System for Wireless Capsule Endoscopy , 2013, IEEE Journal of Biomedical and Health Informatics.
[21] Anil Vohra,et al. Comprehensive Review and Comparative Analysis of Hardware Architectures for Sobel Edge Detector , 2014 .
[22] Hui Zhang,et al. A Multiwindow Partial Buffering Scheme for FPGA-Based 2-D Convolvers , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[23] Guang Deng,et al. Fast buffering for FPGA implementation of vision-based object recognition systems , 2011, Journal of Real-Time Image Processing.
[24] Donald G. Bailey,et al. Design for Embedded Image Processing on FPGAs , 2011 .