Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method

Crosstalk noise becomes one of the critical issues gating design closure for nano-meter designs. Pessimism in noise analysis can lead to significant additional time spent addressing false violations. Taking logic correlation into consideration, noise analysis can reduce pessimism significantly by eliminating false noise signals [1]-[3][5]-[7][10]-[13]. Eliminating the aggressors from the aggressor candidate set that can not switch simultaneously restricted by the logic exclusivity (LE) relationship among them can save simulation time as well. The LE problem, being proved as NP-complete, is basically to determine the subset (possibly multiple equivalent subsets) of a given aggressor candidate set which has the largest combined weight out of all possible subsets governed by logic exclusivity constraints. This paper presents a new approach in resolving the LE problem, which employs a gain guided backtrack search technique that does not require exhaustive search of all the binary paths to reach an optimal solution. We first prove that under certain conditions, if the gain at each level is non-negative, then the result will be optimal. Based on this theorem, a new algorithm is developed. The experimental results demonstrate the efficiency and accuracy of this approach. The algorithm can quickly find the optimal solutions for most cases from industry designs and outperforms other methods.

[1]  E. W. Morris.  No , 1923, The Hospital and health review.

[2]  E. L. Lawler,et al.  Branch-and-Bound Methods: A Survey , 1966, Oper. Res..

[3]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[4]  E. Loukakis,et al.  An algorithm for the maximum internally stable set in a weighted graph , 1983 .

[5]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[6]  Gary D. Hachtel,et al.  Performance enhancements in BOLD using 'implications' , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  Jacek M. Zurada,et al.  Dynamic noise margins of MOS logic gates , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Ramon E. Moore.  Global optimization to prescribed accuracy , 1991 .

[9]  Premachandran R. Menon,et al.  Multi-level Logic Optimization By Implication Analysis , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[10]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Post global routing crosstalk risk estimation and reduction , 1996, Proceedings of International Conference on Computer Aided Design.

[12]  Enrico Macii,et al.  Symbolic computation of logic implications for technology-dependent low-power synthesis , 1996, ISLPED '96.

[13]  A. Sangiovanni-Vincentelli,et al.  Digital sensitivity: predicting signal interaction using functional analysis , 1996, Proceedings of International Conference on Computer Aided Design.

[14]  Enrico Macii,et al.  Symbolic computation of logic implications for technology-dependent low-power synthesis , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[15]  Kenneth L. Shepard,et al.  Global Harmony: coupled noise analysis for full-chip RC interconnect networks , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[16]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Jürgen Koehl,et al.  Analysis, reduction and avoidance of crosstalk on VLSI chips , 1998, ISPD '98.

[18]  Ibrahim N. Hajj,et al.  Estimation of maximum current envelope for power bus analysis and design , 1998, ISPD '98.

[19]  Prof. Dr. Christoph Meinel,et al.  Algorithms and Data Structures in VLSI Design , 1998, Springer Berlin Heidelberg.

[20]  Kenneth L. Shepard.  Design methodologies for noise in digital integrated circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[21]  Global routing with crosstalk constraints , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Malgorzata Marek-Sadowska,et al.  Crosstalk in VLSI interconnections , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Kurt Keutzer,et al.  Towards true crosstalk noise analysis , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[24]  Yu-Liang Wu,et al.  IBAW: an implication-tree based alternative-wiring logic transformation algorithm , 2000, ASP-DAC '00.

[25]  Yu-Liang Wu,et al.  IBAW: an implication-tree based alternative-wiring logic transformation algorithm , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[26]  David Blaauw,et al.  ClariNet: a noise analysis tool for deep submicron design , 2000, Proceedings 37th Design Automation Conference.

[27]  Josef A. Nossek,et al.  Automated transistor sizing algorithm for minimizing spurious switching activities in CMOS circuits , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[28]  Kurt Antreich,et al.  IGRAINE-an Implication GRaph-bAsed engINE for fast implication, justification, and propagation , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  False-noise analysis using logic implications , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[30]  Sharad Malik,et al.  Efficient conflict driven learning in a Boolean satisfiability solver , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[31]  Rajendran Panda,et al.  False-noise analysis using resolution method , 2002, Proceedings International Symposium on Quality Electronic Design.

[32]  Malgorzata Marek-Sadowska,et al.  Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[33]  Rajendran Panda,et al.  Delay noise pessimism reduction by logic correlations , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[34]  Rajendran Panda,et al.  Pessimism reduction in crosstalk noise aware STA , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[35]  Mark Horowitz,et al.  False coupling exploration in timing analysis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Murthy Palla,et al.  Reduction of Crosstalk Pessimism Using Tendency Graph Approach , 2006, 2006 International Conference on Computer Design.

[37]  Soroush Abbaspour,et al.  Constrained aggressor set selection for maximum coupling noise , 2008, ICCAD 2008.

[38]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .