A 40-to-64 Gb/s NRZ Transmitter With Supply-Regulated Front-End in 16 nm FinFET

A 3-tap 64 Gb/s NRZ transmitter using a quad-rate architecture is designed in 16 nm FinFET. The design incorporates circuit techniques and topologies that take into account device properties specific to FinFET process. A 4:1 MUX consisting of static CMOS pulse generators and a tailless CML multiplexing stage is used at the final stage of serialization. An on-chip regulator provides power to the pulse generators and CMOS clock buffers. A phase error correction circuit corrects the phase errors of the four-phase clocks generated by an LC-PLL. The transmitter achieves 800 mV-ppd with 150 fs RJ while consuming 225 mW at 64 Gb/s.

[1]  Chih-Kong Ken Yang,et al.  A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[3]  R. Mactaggart,et al.  A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Chih Yang,et al.  Design of high-speed serial links in CMOS , 1998 .

[6]  Chih-Kong Ken Yang,et al.  A 50–64 Gb/s serializing transmitter with a 4-tap, LC-ladder-filter-based FFE in 65-nm CMOS , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.