论文信息 - Cost Analysis and Simulation of Decimator for Multirate Applications

Cost Analysis and Simulation of Decimator for Multirate Applications

2175 | P a g e S e p t 3 0 , 2 0 1 3 Cost Analysis and Simulation of Decimator for Multirate Applications Rajesh Mehra, Lajwanti Singh Department Of Electronics & Communication, NITTTR, Chandigarh rajeshmehra@yahoo.com Department Of Electronics & Communication, AICE, Jaipur lajwanti.singh@anandice.ac.in ABSTRACT In this paper, a decimator design has been presented for multirate digital signal processing. The decimator design has been analysed and simulated for cost comparison in terms of multipliers and MPIS. Two structures namely Transposed Direct form and Symmetric Direct form have been used performance and resource consumption analysis. The decimators have been designed & simulated using MATLAB. It can be observed from the simulated results that symmetric structure comsumes almost 50% less multipliers and MPIS compared to transposed structure. So the symmetric structure based decimator is suitable to provide cost effective solution

Rajesh Mehra | Lajwanti Singh | R. Mehra | Lajwanti Singh

[1] Rajesh Mehra,et al. AREA EFFICIENT DESIGN OF FIR FILTER USING SYMMETRIC STRUCTURE , 2012 .

[2] Sonika Gupta,et al. Performance Analysis of FIR Filter Design by Using Rectangular, Hanning and Hamming Windows Methods , 2012 .

[3] A. Chandra Shaker,et al. FPGA Optimized Low Power And High Speed FIR Filter Structures For DSP Applications , 2013 .

[4] Rajesh Mehra,et al. FPGA Based Design of High Performance Decimator using DALUT Algorithm , 2010 .