An Oscillatory Neural Network with Programmable Resistive Synapses in 28 Nm CMOS

Implementing scalable and effective synaptic networks will enable neuromorphic computing to deliver on its promise of revolutionizing computing. RRAM represents the most promising technology for realizing the fully connected synapse network: By using programmable resistive elements as weights, RRAM can modulate the strength of synapses in a neural network architecture. Oscillatory Neural Networks (ONNs)that are based on phase-locked loop (PLL)neurons are compatible with the resistive synapses but otherwise rather impractical. In this paper, A PLL-free ONN is implemented in 28 nm CMOS and compared to its PLL-based counterpart. Our silicon results show that the PLL-free architecture is compatible with resistive synapses, addresses practical implementation issues for improved robustness, and demonstrates favorable energy consumption compared to state-of-the-art NNs.

[1]  D. L. Schilling,et al.  AN ALL DIGITAL PHASE LOCKED LOOP , 1972 .

[2]  Matthew J. Hausknecht,et al.  Beyond short snippets: Deep networks for video classification , 2015, 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[3]  Soummya Kar,et al.  On the design of phase locked loop oscillatory neural networks: Mitigation of transmission delay effects , 2016, 2016 International Joint Conference on Neural Networks (IJCNN).

[4]  Andrew S. Cassidy,et al.  A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.

[5]  Daisuke Atuti,et al.  CMOS pulse-modulation circuit implementation of phase-locked loop neural networks , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  Jason Weston,et al.  A unified architecture for natural language processing: deep neural networks with multitask learning , 2008, ICML '08.

[7]  Dharmendra S. Modha,et al.  A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[8]  James A. Bain,et al.  Implementing delay insensitive oscillatory neural networks using CMOS and emerging technology , 2016 .

[9]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[10]  Frank C. Hoppensteadt,et al.  Pattern recognition via synchronization in phase-locked loop neural networks , 2000, IEEE Trans. Neural Networks Learn. Syst..

[11]  Lawrence T. Pileggi,et al.  Statistical modeling and post manufacturing configuration for scaled analog CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[12]  Farnood Merrikh-Bayat,et al.  Training and operation of an integrated neuromorphic network based on metal-oxide memristors , 2014, Nature.