Investigating modern layout representations for improved 3d design automation
暂无分享,去创建一个
[1] Ronald L. Graham,et al. Revisiting floorplan representations , 2001, ISPD '01.
[2] Franc Brglez,et al. A D&T Special Report on ACM/SIGDA Design Automation Benchmarks: Catalyst or Anathema? , 1993, IEEE Des. Test Comput..
[3] Jens Lienig,et al. From 3D circuit technologies and data structures to interconnect prediction , 2009, SLIP '09.
[4] Evangeline F. Y. Young,et al. 3-D floorplanning using labeled tree and dual sequences , 2008, ISPD '08.
[5] Jason Cong,et al. A thermal-driven floorplanning algorithm for 3D ICs , 2004, ICCAD 2004.
[6] Keisuke Ishihara,et al. DTS: A Tree Based Representation for 3D-Block Packing , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[7] Yangdong Deng,et al. Interconnect characteristics of 2.5-D system integration scheme , 2001, ISPD '01.
[8] Liang Deng,et al. Floorplanning for 3-D VLSI design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[9] Hideki Asai,et al. Three dimensional module packing by simulated annealing , 2005, 2005 IEEE Congress on Evolutionary Computation.
[10] H. Ohta,et al. The O-Sequence: Representation of 3D-Floorplan Dissected by Rectangular Walls , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.
[11] Yao-Wen Chang,et al. Temporal floorplanning using the T-tree formulation , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[12] Chikaaki Kodama,et al. Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[13] Sheqin Dong,et al. 3D CBL: an efficient algorithm for general 3D packing problems , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[14] Yao-Wen Chang,et al. Temporal floorplanning using 3D-subTCG , 2004 .
[15] Igor L. Markov,et al. Are floorplan representations important in digital design? , 2005, ISPD '05.
[16] Sung Kyu Lim,et al. Multi-layer floorplanning for reliable system-on-package , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[17] Yoji Kajitani,et al. The 3 D-Packing by Meta Data Structure and Packing Heuristics , 2000 .
[18] Maolin Tang,et al. A Slicing Structure Representation for the Multi-layer Floorplan Layout Problem , 2004, EvoWorkshops.
[19] Chung-Kuan Cheng,et al. Representing topological structures for 3-D floorplanning , 2009, 2009 International Conference on Communications, Circuits and Systems.
[20] Evangeline F. Y. Young,et al. Block alignment in 3D floorplan using layered TCG , 2006, GLSVLSI '06.