Nanoelectromechanical-Switch-Based Binary Content-Addressable Memory (NEMBCAM)

This paper proposes a novel nanoelectromechanical-switch-based binary content-addressable memory (NEMBCAM) for the first time. A nanoelectromechanical (NEM) memory switch serves as both a nonvolatile memory and a switchable current path in an NEMBCAM unit cell. Owing to monolithic three-dimensional integration, NEMBCAM achieves a smaller unit cell area in comparison with conventional complementary metal–oxide–semiconductor-only binary content-addressable memory. Small unit cell area results in reduced match line (ML) capacitance, which lowers search energy consumption. Furthermore, a shorter search delay is achieved owing to the near-perfect on/off characteristic of the NEM memory switch.

[1]  Peilin Song,et al.  1Mb 0.41 µm2 2T-2R cell nonvolatile TCAM with two-bit encoding and clocked self-referenced sensing , 2013, 2013 Symposium on VLSI Circuits.

[2]  Woo Young Choi,et al.  Scaling Trends of Monolithic 3-D Complementary Metal–Oxide–Semiconductor Nanoelectromechanical Reconfigurable Logic Circuits , 2020, IEEE Transactions on Electron Devices.

[3]  K. Pagiamtzis,et al.  A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme , 2004, IEEE Journal of Solid-State Circuits.

[4]  An Chen,et al.  Emerging nanoelectronic devices , 2014 .

[5]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[6]  Shoji Ikeda,et al.  A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[7]  K. Pagiamtzis,et al.  Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.

[8]  Jing Li,et al.  CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection , 2018, IEEE Computer Architecture Letters.

[9]  Woo Young Choi,et al.  Monolithic Three-Dimensional 65-nm CMOS-Nanoelectromechanical Reconfigurable Logic for Sub-1.2-V Operation , 2017, IEEE Electron Device Letters.

[10]  Chung Lam,et al.  Demonstration of CAM and TCAM Using Phase Change Devices , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[11]  Woo Young Choi,et al.  Island-Style Monolithic Three-Dimensional CMOS-Nanoelectromechanical Logic Circuits , 2020, IEEE Electron Device Letters.

[12]  An Chen,et al.  A review of emerging non-volatile memory (NVM) technologies and applications , 2016 .

[13]  Min Hee Kang,et al.  Dynamic Slingshot Operation for Low-Operation- Voltage Nanoelectromechanical (NEM) Memory Switches , 2020, IEEE Access.

[14]  Michael T. Niemier,et al.  Design and benchmarking of ferroelectric FET based TCAM , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[15]  Jing Li,et al.  1 Mb 0.41 µm² 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing , 2014, IEEE Journal of Solid-State Circuits.

[16]  Woo Young Choi,et al.  Nonvolatile Nanoelectromechanical Memory Switches for Low-Power and High-Speed Field-Programmable Gate Arrays , 2015, IEEE Transactions on Electron Devices.

[17]  W. Choi,et al.  Three-Dimensional Integration of Complementary Metal-Oxide-Semiconductor-Nanoelectromechanical Hybrid Reconfigurable Circuits , 2015, IEEE Electron Device Letters.

[19]  Swaroop Ghosh,et al.  Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories , 2015, Proceedings of the IEEE.

[20]  W. Choi,et al.  Encapsulation of NEM Memory Switches for Monolithic-Three-Dimensional (M3D) CMOS–NEM Hybrid Circuits , 2018, Micromachines.

[21]  Kyoung-Rok Cho,et al.  Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Jongsun Park,et al.  Content Addressable Memory Based Binarized Neural Network Accelerator Using Time-Domain Signal Processing , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[23]  T. Liu,et al.  Back-End-of-Line Nano-Electro-Mechanical Switches for Reconfigurable Interconnects , 2020, IEEE Electron Device Letters.

[24]  Eric Torng,et al.  Packet classification using binary Content Addressable Memory , 2014, IEEE INFOCOM 2014 - IEEE Conference on Computer Communications.