Un-Restored Destructive Write Faults Due to Resistive-Open Defects in the Write Driver of SRAMs

In this paper, we present an analysis of resistive-open defects in the write driver of SRAMs designed with the Infineon 65nm technology. From manufacturing data, we show that in some cases, a resistive-open defect may lead to a new type of dynamic behavior which has never been experienced in the past. This faulty behavior can be modeled as an un-restored destructive write fault (URDWF). Such URDWF is a consequence of the structural dependencies that exist between the write driver and the sense amplifier, and appears when a specific read operation is performed immediately after a specific write operation. Results of electrical simulations are presented to give a complete understanding of such a faulty behavior and to highlight the difference with a standard un-restored write fault (URWF) model. Next, a possible March test solution is presented to detect URDWF. Finally, a discussion is proposed on the opportunity to include new features in this part of the memory to easily distinguish between faults coming from the write driver (like URDWF) and those coming from other parts of the memory (sense amplifier, core-cells, etc.)

[1]  Arnaud Virazel,et al.  Data retention fault in SRAM memories: analysis and detection procedures , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[2]  E. S. Cooley,et al.  False write through and un-restored write electrical level fault models for SRAMs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[3]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[4]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[5]  Arnaud Virazel,et al.  Dynamic read destructive fault in embedded-SRAMs: analysis and march test solution , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[6]  Said Hamdioui,et al.  Detecting faults in the peripheral circuits and an evaluation of SRAM tests , 2004 .

[7]  J. Otterstedt,et al.  Integration of non-classical faults in standard March tests , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).

[8]  Arnaud Virazel,et al.  Resistive-open defect influence in SRAM pre-charge circuits: analysis and characterization , 2005, European Test Symposium (ETS'05).

[9]  Arnaud Virazel,et al.  March iC-: an improved version of March C- for ADOFs detection , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[10]  Arnaud Virazel,et al.  Comparison of open and resistive-open defect test conditions in SRAM address decoders , 2003, 2003 Test Symposium.

[11]  Said Hamdioui,et al.  Importance of dynamic faults for new SRAM technologies , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[12]  Arnaud Virazel,et al.  Slow Write Driver Faults in 65nm SRAM Technology: Analysis and March Test Solution , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.