Test Pattern Compression for Probabilistic Circuits

Probabilistic circuits are very attractive for the next generation ultra-low power designs. It is important to test probabilistic circuits because a defect in probabilistic circuit may increase the erroneous probability. However, there is no suitable fault model and test generation/compression technique for probabilistic circuits yet. In this paper, a probabilistic fault model is proposed for probabilistic circuits. The number of faults is linear to the gate count. A statistical method is proposed to calculate the repetition needed for each test pattern. An integer linear programming (ILP) method is presented to minimize total test length, while keeping the same fault coverage. Experiments on ISCAS'89 benchmark circuits show the total test length of our proposed ILP method is 64% shorter than a greedy method.

[1]  Lingamneni Avinash,et al.  Ten Years of Building Broken Chips: The Physics and Engineering of Inexact Computing , 2013, TECS.

[2]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  John P. Hayes,et al.  Tracking Uncertainty with Probabilistic Logic Circuit Testing , 2007, IEEE Design & Test of Computers.

[4]  Hao Chen,et al.  Reliability evaluation of logic circuits using probabilistic gate models , 2011, Microelectron. Reliab..

[5]  Bilge E. S. Akgul,et al.  A Probabilistic CMOS Switch and its Realization by Exploiting Noise , 2005 .

[6]  Lakshmi N. Chakrapani,et al.  A Probabilistic Boolean Logic and its Meaning , 2008 .

[7]  Kiyoung Choi,et al.  Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[8]  Krishna V. Palem,et al.  Probabilistic Design: A Survey of Probabilistic CMOS Technology and Future Directions for Terascale IC Design , 2006, VLSI-SoC.

[9]  J. Hayes,et al.  Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models , 2003 .

[10]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[11]  John P. Hayes,et al.  Logic circuit testing for transient faults , 2005, European Test Symposium (ETS'05).

[12]  Lingamneni Avinash,et al.  Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects , 2009, CASES '09.

[13]  Krishna V. Palem,et al.  Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) Technology , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[14]  Krishna V. Palem,et al.  Ultra Low-energy Computing via Probabilistic Algorithms and Devices: CMOS Device Primitives and the Energy-Probability Relationship , 2004 .

[15]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[16]  Jianbo Gao,et al.  Faults, error bounds and reliability of nanoelectronic circuits , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[17]  Radford M. Neal.  Pattern Recognition and Machine Learning , 2007, Technometrics.