Static test compaction for diagnostic test sets of full-scan circuits

The authors describe a static test compaction procedure for diagnostic test sets of full-scan circuits. Similar to reverse order and random order fault simulation procedures applied to fault detection test sets, the procedure simulates the test set in different orders in order to identify unnecessary tests. Two features distinguish the procedure from earlier ones. (i) It uses a diagnostic fault simulation process based on equivalence classes to identify tests that are not necessary for distinguishing fault pairs. (ii) It includes an iterative reordering process whose goal is to increase the number of tests that will be identified as unnecessary. Experimental results are presented to demonstrate the ability of the procedure to compact diagnostic test sets and the effectiveness of the iterative reordering process.

[1]  Jau-Shien Chang,et al.  Test set compaction for combinational circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[2]  J.H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[3]  Vishwani D. Agrawal,et al.  A Two Phase Approach for Minimal Diagnostic Test Set Generation , 2009, 2009 14th IEEE European Test Symposium.

[4]  Irith Pomeranz,et al.  Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Irith Pomeranz,et al.  Forward-looking fault simulation for improved static compaction , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[7]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[8]  Hiroshi Takahashi,et al.  Compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[9]  Irith Pomeranz,et al.  ROTCO: a reverse order test compaction technique , 1992, Proceedings Euro ASIC '92.

[10]  Aiman H. El-Maleh,et al.  Test vector decomposition-based static compaction algorithms for combinational circuits , 2003, TODE.