Parallelization of Context-Based Adaptive Binary Arithmetic Coders

This paper presents novel approaches to parallelize context-based adaptive binary arithmetic coders (CABACs). Two new parallelized CABACs (or PCABACs) are presented and the methods described. These coders are designed by modifying commonly used binary multiplication-free arithmetic coders. One utilizes linear approximation and simplifies the hardware by assuming that the less probable symbol probability is almost the same while performing the en/decoding (referred to as QL-coder). Another codec applies table lookup technique and achieves parallelism with a parallelized probability model (referred to as QT-coder). QL-coder is improved from the IBM Q-coder, and the QT-coder is improved from the CABAC used in H.264 video compression standard. Throughput, in both coders, is significantly increased after parallelization. A fast interval search method is also proposed

[1]  Jorma Rissanen,et al.  A multiplication-free multialphabet arithmetic code , 1989, IEEE Trans. Commun..

[2]  Keshab K. Parhi,et al.  High-speed arithmetic coder/decoder architectures , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[3]  Peter M. Fenwick,et al.  A new data structure for cumulative frequency tables , 1994, Softw. Pract. Exp..

[4]  Ian H. Witten,et al.  Arithmetic coding for data compression , 1987, CACM.

[5]  Glen G. Langdon,et al.  An Introduction to Arithmetic Coding , 1984, IBM J. Res. Dev..

[6]  Glen G. Langdon,et al.  An Overview of the Basic Principles of the Q-Coder Adaptive Binary Arithmetic Coder , 1988, IBM J. Res. Dev..

[7]  Joan L. Mitchell,et al.  Optimal Hardware and Software Arithmetic Coding Procedures for the Q-Coder , 1988, IBM J. Res. Dev..

[8]  Joan L. Mitchell,et al.  Probability Estimation for the Q-Coder , 1988, IBM J. Res. Dev..

[9]  Keshab K. Parhi,et al.  Generalized multiplication-free arithmetic codes , 1997, IEEE Trans. Commun..

[10]  Heiko Schwarz,et al.  Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[11]  J. D. Bruguera,et al.  A VLSI architecture for arithmetic coding of multilevel images , 1998 .

[12]  Ian H. Witten,et al.  Arithmetic coding revisited , 1998, TOIS.

[13]  P. Glenn Gulak,et al.  Architectural advances in the VLSI implementation of arithmetic coding for binary image compression , 1994, Proceedings of IEEE Data Compression Conference (DCC'94).

[14]  Glen G. Langdon,et al.  Arithmetic Coding , 1979 .

[15]  J.D. Bruguera,et al.  New arithmetic coder/decoder architectures based on pipelining , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.