Investigating the Effects of Task Scheduling on Thermal Behavior

 Thermal behavior is expected to be an important design consideration for the next generation of microprocessors. Most dynamic thermal management techniques are based on the principle of ‘reactive throttling’, where some form of performance throttling (such as voltage or frequency scaling) is invoked, after a pre-architected temperature threshold has been exceeded. As such, there is performance degradation with each such DTM technique. In some cases, if the temperature threshold is set to a conservative value for package/cooling cost considerations, the degradation can be quite severe. In this paper, we investigate the potential benefits of temperature-aware task scheduling with minimum or no performance overhead. We explored policies based on metrics such as average temperature; dynamic profiling of threads and localized heating, instead of IPC-based metrics. Our preliminary results indicate that thermal-aware task scheduling provides significant alleviation on chip temperatures. We observed up to 52% reduction in the number of cycles above the thermal threshold, compared to a thermally-oblivious policy. On average, our MinTemp policy yields less than 3% thermally critical cycles, even on a challenging benchmark set such as SPEC2000 with 12 of the 25 benchmarks above 360K. As we employ already existing scheduling infrastructure, there was no considerable change in net performance.

[1]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[2]  Lian-Tuu Yeh,et al.  Thermal Management of Microelectronic Equipment , 2002 .

[3]  Ali Keshavarzi,et al.  Thermal Management of High Performance Microprocessors , 2003 .

[4]  Glenn Reinman,et al.  Reducing the latency and area cost of core swapping through shared helper engines , 2005, 2005 International Conference on Computer Design.

[5]  T. N. Vijaykumar,et al.  Heat-and-run: leveraging SMT and CMP to manage power density through the operating system , 2004, ASPLOS XI.

[6]  Michael Gschwind,et al.  New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors , 2003, IBM J. Res. Dev..

[7]  Krste Asanovic,et al.  Reducing power density through activity migration , 2003, ISLPED '03.

[8]  Frank Bellosa,et al.  Dynamic Thermal Management for Distributed Systems , 2002 .

[9]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[10]  Jeffrey S. Chase,et al.  Making Scheduling "Cool": Temperature-Aware Workload Placement in Data Centers , 2005, USENIX Annual Technical Conference, General Track.

[11]  Mayan Moudgill,et al.  Environment for PowerPC microarchitecture exploration , 1999, IEEE Micro.

[12]  Glenn Reinman,et al.  Low-Overhead Core Swapping for Thermal Management , 2004, PACS.

[13]  Sarita V. Adve,et al.  Predictive dynamic thermal management for multimedia applications , 2003, ICS '03.

[14]  Mike Alexander,et al.  Thermal management system for high performance PowerPC/sup TM/ microprocessors , 1997, Proceedings IEEE COMPCON 97. Digest of Papers.

[15]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[16]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[17]  Dirk Grunwald,et al.  Thermal Management with Asymmetric Dual Core Designs , 2003 .