A 960 μW 10-bit 70-MS/s SAR ADC with an energy-efficient capacitor-switching scheme

This paper presents a low-power 10-bit 70-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) using a novel energy-efficient capacitor-switching scheme. Compared to the conventional scheme, the proposed split-capacitor Vcm-based capacitor-switching scheme can reduce the capacitor-switching energy by about 92% with better monotonicity. Meanwhile, full-custom SAR logic and registers, variable-delay self-timing cell and dynamic comparator with proposed two-segment DC offset correction scheme are also implemented to improve the conversion speed and accuracy requirements. The prototype was fabricated in 65-nm 1P9M CMOS technology. Measurement results show a peak signal-to-noise-and-distortion ratio (SNDR) of 53.2dB, while consuming 960µW from 1.2V supply voltage. The figure of merit (FoM) is 36.8fJ/conversion-step and the total active area is only 220i?220µm2.

[1]  Xu Cheng,et al.  A split-capacitor vcm-based capacitor-switching scheme for low-power SAR ADCs , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[2]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[3]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Rui Paulo Martins,et al.  A power-efficient capacitor structure for high-speed charge recycling SAR ADCs , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[5]  Sanroku Tsukamoto,et al.  Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC , 2010 .

[6]  Rui Paulo Martins,et al.  A voltage feedback charge compensation technique for split DAC architecture in SAR ADCs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[8]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[9]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  Young-Kyun Cho,et al.  A 10-bit 30-MS/s successive approximation register analog-to-digital converter for low-power sub-sampling applications , 2011, Microelectron. J..

[11]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[12]  Andrea Baschirotto,et al.  An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Sanroku Tsukamoto,et al.  A 9b 100MS/s 1.46mW SAR ADC in 65nm CMOS , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[14]  Sanroku Tsukamoto,et al.  A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).