Fault models and test generation for IDDQ testing: embedded tutorial
暂无分享,去创建一个
[1] Scott F. Midkiff,et al. Test generation for IDDQ testing of bridging faults in CMOS circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Irith Pomeranz,et al. Compact test generation for bridging faults under I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[3] Taro Maeda,et al. Test Generation for Sequential Circuits under IDDQ Testing , 1998 .
[4] Jürgen Alt,et al. CURRENT: a test generation system for I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[5] Kozo Kinoshita,et al. Observation time reduction for IDDQ testing of bridging faults in sequential circuits , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).
[6] Sreejit Chakravarty,et al. Simulation and generation of IDDQ tests for bridging faults in combinational circuits , 1993, VTS.
[7] Yashwant K. Malaiya,et al. A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.
[8] Michele Favalli,et al. Test pattern generation for I/sub DDQ/: increasing test quality , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[9] A.D. Singh,et al. IDDQ testing of CMOS opens: an experimental study , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[10] Wojciech Maly,et al. Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.
[11] Terumine Hayashi,et al. A simple and efficient method for generating compact IDDQ test set for bridging faults , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[12] Kwang-Ting Cheng,et al. Driving toward higher I/sub DDQ/ test quality for sequential circuits: A generalized fault model and its ATPG , 1996, ICCAD 1996.
[13] Sreejit Chakravarty,et al. A comparative study of pseudo stuck-at and leakage fault model , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[14] Elizabeth M. Rudnick,et al. Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits , 1996, Proceedings of 14th VLSI Test Symposium.
[15] Weiwei Mao,et al. Quietest: A methodology for selecting IDDQ test vectors , 1992, J. Electron. Test..
[16] Sreejit Chakravarty,et al. A study of I/sub DDQ/ subset selection algorithms for bridging faults , 1994, Proceedings., International Test Conference.
[17] Sreejit Chakravarty,et al. Introduction to ID̳D̳Q̳ testing , 1997 .
[18] R. Rajsuman,et al. Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.
[19] J.H. Patel,et al. An efficient I/sub DDQ/ test generation scheme for bridging faults in CMOS digital circuits , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.
[20] Sreejit Chakravarty,et al. Simulation and generation of I/sub DDQ/ tests for bridging faults in combinational circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[21] Rochit Rajsuman,et al. Coverage of bridging faults by random testing in IDDQ test environment , 1993, The Sixth International Conference on VLSI Design.
[22] Kwang-Ting Cheng,et al. An efficient compact test generator for I/sub DDQ/ testing , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).
[23] F. Joel Ferguson,et al. Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[24] Kozo Kinoshita,et al. Static test compaction for IDDQ testing of sequential circuits , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).
[25] J. Figueras,et al. Test generation with high coverages for quiescent current test of bridging faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).
[26] Yashwant K. Malaiya,et al. Bridging faults and IDDQ testing , 1992 .
[27] Janak H. Patel,et al. Algorithms to compute bridging fault coverage of IDDQ test sets , 1997, TODE.
[28] Kozo Kinoshita,et al. Efficient techniques for reducing IDDQ observation time for sequential circuits , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[29] T. Maeda,et al. Sequential circuit test generation for IDDQ testing of bridging faults , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.
[30] Robert C. Aitken,et al. Extending the pseudo-stuck-at fault model to provide complete IDDQ coverage , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[31] Sreejit Chakravarty,et al. Algorithms to select IDDQ measurement points to detect bridging faults , 1996, J. Electron. Test..
[32] S. Chakravarty,et al. STEM: a framework for simulating and selecting I/sub DDQ/ measurement points for leakage faults , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.