Clock Gating Aware Low Power Global Reset ALU and Implementation on 28nm FPGA
暂无分享,去创建一个
[1] Norhayati Soin,et al. Regional clock gate splitting algorithm for clock tree synthesis , 2010, 2010 IEEE International Conference on Semiconductor Electronics (ICSE2010).
[2] M. Pattanaik,et al. Clock gating based energy efficient ALU design and implementation on FPGA , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.
[3] José C. Monteiro,et al. Optimization of combinational and sequential logic circuits for low power using precomputation , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.
[4] Bishwajeet Pandey,et al. Clock gated low power sequential circuit design , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.
[5] M. Pattanaik,et al. Low Power VLSI Circuit Design with Efficient HDL Coding , 2013, 2013 International Conference on Communication Systems and Network Technologies.
[6] Yu-Liang Wu,et al. On applying erroneous clock gating conditions to further cut down power , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[7] Luca Benini,et al. A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] S. S. Salankar,et al. Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.
[9] Cindy Eisner,et al. Resurrecting infeasible clock-gating functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[10] Bishwajeet Pandey,et al. Clock Gating Aware Low Power ALU Design and Implementation on FPGA , 2013 .