Clock Gating Aware Low Power Global Reset ALU and Implementation on 28nm FPGA

In this paper, we apply clock gating technique in Global Reset ALU design on 28nm Artix7 FPGA to save dynamic and clock power both. This technique is simulated in Xilinx14.3 tool and implemented on 28nm Artix7 XC7A200T FFG1156-1 FPGA. When clock gating technique is not applied clock power contributes 32.25%, 4.24%, 3.06%, 3.09%, and 3.09% of overall dynamic power on 100 MHz, 1 GHz, 10 GHz, 100GHz and1 THz device frequency respectively. When clock gating technique is applied clock power contributes 0%, 1.02%, 1.06%, 1.06%, and 1.06% of overall dynamic power on 100 MHz, 1 GHz, 10 GHz, and 100GHz and1 THz device frequency respectively. With clock gating, there is 100%, 76.92%, 66.30%, 66.55% and 66.58% reduction in clock power in compare to clock power consumption without clock gate on 100 MHz, 1 GHz, 10 GHz, 100 GHz and 1 THz respectively operating frequency. Clock gating is more effective on 28nm in compare to 40nm and 90nm technology file.

[1]  Norhayati Soin,et al.  Regional clock gate splitting algorithm for clock tree synthesis , 2010, 2010 IEEE International Conference on Semiconductor Electronics (ICSE2010).

[2]  M. Pattanaik,et al.  Clock gating based energy efficient ALU design and implementation on FPGA , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.

[3]  José C. Monteiro,et al.  Optimization of combinational and sequential logic circuits for low power using precomputation , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[4]  Bishwajeet Pandey,et al.  Clock gated low power sequential circuit design , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[5]  M. Pattanaik,et al.  Low Power VLSI Circuit Design with Efficient HDL Coding , 2013, 2013 International Conference on Communication Systems and Network Technologies.

[6]  Yu-Liang Wu,et al.  On applying erroneous clock gating conditions to further cut down power , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[7]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  S. S. Salankar,et al.  Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.

[9]  Cindy Eisner,et al.  Resurrecting infeasible clock-gating functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[10]  Bishwajeet Pandey,et al.  Clock Gating Aware Low Power ALU Design and Implementation on FPGA , 2013 .