A quantum correction Poisson equation for metal–oxide–semiconductor structure simulation
暂无分享,去创建一个
[1] F. Stern,et al. Electronic properties of two-dimensional systems , 1982 .
[2] T. Maurel,et al. Characterization of ultrathin metal-oxide-semiconductor structures using coupled current and capacitance-voltage models based on quantum calculation , 2002 .
[3] Andrew R. Brown,et al. The Use of Quantum Potentials for Confinement and Tunnelling in Semiconductor Devices , 2002 .
[4] Shao-Ming Yu,et al. A Quantum Correction Model for Nanoscale Double-Gate MOS Devices Under Inversion Conditions , 2003 .
[5] J. Gillis,et al. Matrix Iterative Analysis , 1961 .
[6] F. Stern,et al. Properties of Semiconductor Surface Inversion Layers in the Electric Quantum Limit , 1967 .
[7] K. Kano. Semiconductor Devices , 1997 .
[8] Yiming Li,et al. Modeling of quantum effects for ultrathin oxide MOS structures with an effective potential , 2002 .
[9] S. Selberherr. Analysis and simulation of semiconductor devices , 1984 .
[10] S. Sze. Semiconductor Devices: Physics and Technology , 1985 .
[11] Zhiping Yu,et al. A new charge model including quantum mechanical effects in MOS structure inversion layer , 2000 .
[12] G. Paasch,et al. A Modified Local Density Approximation. Electron Density in Inversion Layers , 1982 .
[13] Richard S. Varga,et al. Matrix Iterative Analysis , 2000, The Mathematical Gazette.
[14] Ting-wei Tang,et al. A SPICE-compatible model for nanoscale MOSFET capacitor simulation under the inversion condition , 2002 .
[15] Y. Taur,et al. Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.
[16] L. Shifren,et al. The Effective Potential in Device Modeling: The Good, the Bad and the Ugly , 2002 .
[17] Yiming Li,et al. A Novel Parallel Approach for Quantum Effect Simulation in Semiconductor Devices , 2003 .
[18] A. T. Galick,et al. ITERATION SCHEME FOR THE SOLUTION OF THE TWO-DIMENSIONAL SCHRODINGER-POISSON EQUATIONS IN QUANTUM STRUCTURES , 1997 .
[19] Yiming Li,et al. A Practical Implementation of Parallel Dynamic Load Balancing for Adaptive Computing in VLSI Device Simulation , 2002, Engineering with Computers.
[20] Chuan-Sheng Wang,et al. A Genetic Algorithm Approach to InGaP/GaAs HBT Parameter Extraction and RF Characterization , 2003 .
[21] David K. Ferry,et al. Modeling of quantum effects in ultrasmall FD-SOI MOSFETs with effective potentials and three-dimensional Monte Carlo , 2002 .
[22] U. Langmann,et al. Planar and vertical double gate concepts , 2002 .
[23] Yiming Li,et al. A parallel monotone iterative method for the numerical solution of multi-dimensional semiconductor Poisson equation , 2003 .
[24] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[25] N. Sano,et al. Device modeling and simulations toward sub-10 nm semiconductor devices , 2002 .
[26] M. Willander,et al. Current and capacitance characteristics of a metal–insulator–semiconductor structure with an ultrathin oxide layer , 2001 .
[27] Hideaki Tsuchiya,et al. Quantum electron transport modeling in nano-scale devices , 2003 .
[28] M. Orlowski,et al. Carrier transport near the Si/SiO2 interface of a MOSFET , 1989 .
[29] Ting-wei Tang,et al. Discretization Scheme for the Density-Gradient Equation and Effect of Boundary Conditions , 2002 .
[30] G. Pei,et al. FinFET design considerations based on 3-D simulation and analytical modeling , 2002 .
[31] T. Chao,et al. Numerical simulation of quantum effects in high-k gate dielectric MOS structures using quantum mechanical models , 2002 .
[32] A computational study of the strained-Si MOSFET: a possible alternative for the next century electronics industry , 1999 .