An Integrated Test Platform for Nanostructure Electrical Characterization
暂无分享,去创建一个
[1] Mircea R. Stan,et al. A Case for CMOS/nano co-design , 2002, ICCAD 2002.
[2] Rui Paulo Martins,et al. Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[3] C. Dekker,et al. Logic Circuits with Carbon Nanotube Transistors , 2001, Science.
[4] P. J. Burke. An RF circuit model for carbon nanotubes , 2003 .
[5] Herbert Shea,et al. Single- and multi-wall carbon nanotube field-effect transistors , 1998 .
[6] Qian Wang,et al. Integration of suspended carbon nanotube arrays into electronic devices and electromechanical systems , 2002 .
[7] Yervant Zorian,et al. 2003 technology roadmap for semiconductors , 2004, Computer.
[8] Jeffrey Bokor,et al. Monolithic Integration of Carbon Nanotube Devices with Silicon MOS Technology , 2004 .
[9] Yvon Savaria,et al. An on-chip delay measurements module for nanostructures characterization , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).