Optimization of modular multiplication on FPGA using don't care conditions
暂无分享,去创建一个
[1] Masahiro Fujita,et al. High-level optimization of integer multipliers over a finite bit-width with verification capabilities , 2009, 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design.
[2] Masahiro Fujita,et al. Polynomial datapath optimization using partitioning and compensation heuristics , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[3] Antonio García,et al. Intellectual Property Protection for RNS Circuits on FPGAs , 2004, FPL.
[4] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[5] Vassilis Paliouras,et al. Graph-based optimization for a CSD-enhanced RNS multiplier , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[6] Hong Shen,et al. Adder based residue to binary number converters for (2n-1, 2n, 2n+1) , 2002, IEEE Trans. Signal Process..
[7] Eric Peeters,et al. Parallel FPGA implementation of RSA with residue number systems - can side-channel threats be avoided? , 2003, 2003 46th Midwest Symposium on Circuits and Systems.
[8] Gian Carlo Cardarilli,et al. Low-power implementation of polyphase filters in Quadratic Residue Number system , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[9] Wayne Luk,et al. Optimizing residue arithmetic on FPGAs , 2008, 2008 International Conference on Field-Programmable Technology.