CRISP-DS: Dual-stream coarse-grained reconfigurable image stream processor for HD digital camcorders and digital still cameras

A 329mW 600M-Pixels/s dual-stream coarsegrained reconfigurable image stream processor is implemented in TSMC 0.13μm CMOS technology with a core size of 4.84mm2. The reconfigurable pipelined processing element array architecture makes a good balance between computing performance and flexibility with only 10Kb on-chip memory. Moreover, a new dual-stream architecture is proposed to improve the flexibility and hardware efficiency by processing two independent image streams with two-layer context switching, and an isolation technique is also proposed to improve the power consumption. Implementation results show that it achieves 1.52 times power efficiency than previous works and can meet the requirements of high-definition video camcorders and digital still cameras.

[1]  Raj Talluri,et al.  Programmable DSP platform for digital still cameras , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[2]  W.E. Snyder,et al.  Color image processing pipeline , 2005, IEEE Signal Processing Magazine.

[3]  Shao-Yi Chien,et al.  Coarse-Grained Reconfigurable Image Stream Processor for Digital Still Cameras and Camcorders , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[4]  R.P. Kleihorst,et al.  Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis , 2008, IEEE Journal of Solid-State Circuits.

[5]  Paul Wielage,et al.  XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  P. Groves,et al.  A 600 MHz VLIW DSP , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  I. Kuroda,et al.  A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  Kei Ito,et al.  A 512GOPS Fully-Programmable Digital Image Processor with full HD 1080p Processing Capabilities , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.