Measurements of Digital Signal Delay Variation Due to Dynamic Power Supply Noise
暂无分享,去创建一个
[1] M. Nagata,et al. A built-in technique for probing power supply and ground noise distribution within large-scale digital integrated circuits , 2005, IEEE Journal of Solid-State Circuits.
[2] Makoto Nagata,et al. Dynamic Power-Supply and Well Noise Measurements and Analysis for Low Power Body Biased Circuits , 2005, IEICE Trans. Electron..
[3] M. Nagata,et al. Substrate integrity beyond 1 GHz , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[4] Makoto Nagata,et al. On-chip multi-channel waveform monitoring for diagnostics of mixed-signal VLSI circuits , 2005, Design, Automation and Test in Europe.
[5] Yasuhiko Sasaki,et al. Crosstalk delay analysis of a 0.13-/spl mu/m node test chip and precise gate-level simulation technology , 2003 .
[6] Resve A. Saleh,et al. Clock skew verification in the presence of IR-drop in the powerdistribution network , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] M. Takamiya,et al. A sampling oscilloscope macro toward feedback physical design methodology , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[8] Yu Zheng,et al. On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[9] Yu Cao,et al. Accurate in situ measurement of peak noise and delay change induced by interconnect coupling , 2001 .
[10] Krishnamurthy Soumyanath,et al. Accurate on-chip interconnect evaluation: a time-domain technique , 1999 .