The study on metal-insulator-metal capacitor performance improvement
暂无分享,去创建一个
[1] A novel cross-coupled inter-poly-oxide capacitor for mixed-mode CMOS processes , 1999 .
[2] A. Chin,et al. Improvement of voltage linearity in high-/spl kappa/ MIM capacitors using HfO/sub 2/-SiO/sub 2/ stacked dielectric , 2004, IEEE Electron Device Letters.
[3] C. S. Tsai,et al. A high-performance low-power highly manufacturable embedded DRAM technology using backend hi-k MIM capacitor at 40nm node and beyond , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.
[4] S. Chu,et al. Characterization and comparison of single and stacked MIMC in copper interconnect Process for mixed-mode and RF applications , 2004, IEEE Electron Device Letters.
[5] J. Sun,et al. A 90 nm CMOS MS/RF based foundry SOC technology comprising superb 185 GHz f/sub T/ RFMOS and versatile, high-Q passive components for cost/performance optimization , 2003, IEEE International Electron Devices Meeting 2003.
[6] C. Auth,et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).