DfT schemes for resistive open defects in RRAMs

Resistive random access memory (RRAM) is one of the universal memory candidates for computer systems. Although RRAM promises many attractive advantages (e.g., huge data storage, smaller form-factor, lower power consumption, non-volatility, etc.), there are many open issues that still need to be solved, especially those related to its quality and reliability. For instance, open defects may cause RRAM cell to enter an undefined state (i.e., somewhere between logic 0 and 1), making it hard to detect during manufacturing test. As a consequence, this may lead to test escapes (quality issue) and field failures (reliability issue). This paper shows - based on defect and circuit simulation - how testing RRAM is different from testing conventional random access memories and how march test cannot guarantee higher defect coverage. The paper then motivates the need of development of special Design-for-Testability (DfT). A concept of a new DfT is then proposed. The concept is further exploited and mapped into two different DfT circuitries: (i) Short Write Time and (ii) Low Write Voltage. Both DfT schemes are implemented and simulated; the simulation results show that defects causing the RRAM cell to enter an undefined state are easily detected.

[1]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[2]  R. Rosezin,et al.  High density 3D memory architecture based on the resistive switching effect , 2009 .

[3]  Ute Drechsler,et al.  Transition-metal-oxide-based resistance-change memories , 2008, IBM J. Res. Dev..

[4]  Cong Xu,et al.  Design implications of memristor-based RRAM cross-point structures , 2011, 2011 Design, Automation & Test in Europe.

[5]  Christina De Meyer Activities of the Emerging Research Devices (ERD) chapter of the International Technology Roadmap for Semiconductors , 2004 .

[6]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[7]  Said Hamdioui,et al.  On Defect Oriented Testing for Hybrid CMOS/Memristor Memory , 2011, 2011 Asian Test Symposium.

[8]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Arnaud Virazel,et al.  Resistive-open defects in embedded-SRAM core cells: analysis and march test solution , 2004, 13th Asian Test Symposium.

[10]  Kailash Gopalakrishnan,et al.  Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..

[11]  K. Eshraghian,et al.  The fourth element: characteristics, modelling and electromagnetic theory of the memristor , 2010, Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[12]  Said Hamdioui,et al.  Port interference faults in two-port memories , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Said Hamdioui,et al.  Memory test experiment: industrial results and data , 2006 .

[14]  A. Meixner,et al.  Weak Write Test Mode: an SRAM cell stability design for test technique , 1996, Proceedings International Test Conference 1997.