Analysis of high current breakdown and UIS behavior of resurf LDMOS (RLDMOS) devices

This work analyzes unclamped inductive switching (UIS) behavior of two types of 40 V resurf (reduced surface field) lateral diffused MOSFETs (RLDMOSFETs). It is shown that the addition of a deep buffer implant region on the drain side of the device increases the snap-back current limit as well as UIS robustness. It is also shown, using 2D simulation, that the failure current limit under UIS conditions is not the same as the current at which the parasitic BJT turns on.

[1]  J. Appels,et al.  High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.

[2]  Wai Tung Ng,et al.  An optimized RESURF LDMOS power device module compatible with advanced logic processes , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  Krishna Shenai,et al.  Dynamics of power MOSFET switching under unclamped inductive loading conditions , 1996 .

[4]  M. S. Shekar,et al.  Undamped inductive switching of integrated quasi-vertical DMOSFETs , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.

[5]  Paul G. Y. Tsui,et al.  A versatile half-micron complementary BiCMOS technology for microprocessor-based smart power applications , 1995 .

[6]  Steven T. Peake,et al.  Power semiconductor devices , 1995 .

[7]  Taylor R. Efland,et al.  Optimized complementary 40 V power LDMOS-FETs use existing fabrication steps in submicron CMOS technology , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.