论文信息 - A 71ps-resolution Multi-channel CMOS Time-to-Digital Converter for Positron Emission Tomography Imaging Applications

A 71ps-resolution Multi-channel CMOS Time-to-Digital Converter for Positron Emission Tomography Imaging Applications

This paper presents a high-resolution multi-channel Time-to-Digital Converter (TDC) for Positron Emission Tomography (PET) imaging system. The TDC using a two-level conversion scheme is proposed for obtaining high timing resolution. Double 10-bit gray counters are designed for coarse conversion while a multiphase sampling technology is presented for fine conversion. In order to achieve better timing resolution with either a faster technology, an array of Delay-locked loops is chosen as a timing generator. A prototype chip of 3-channel TDC is designed and fabricated in AMS 0.35μm CMOS technology. The area of the chip is 8.4 mm in size. The measured range of the TDC is 10μs. The time tap is reduced to 71ps with a reference clock of 100MHz. The differential nonlinearity is ±0.1LSB. The circuits will be extended to 64 channels for small animal PET imaging systems.

[1] J.W. Haslett,et al. A Fine Resolution TDC Architecture for Next Generation PET Imaging , 2007, IEEE Transactions on Nuclear Science.

[2] G.H. Li,et al. A high resolution time-to-digital converter using two-level vernier delay line technique , 2007, 2007 IEEE Nuclear Science Symposium Conference Record.

[3] J. Christiansen,et al. An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[4] L. Gallin-Martel,et al. An integrated CMOS time-to-digital converter for coincidence detection in a liquid xenon PET prototype , 2006 .

[5] Claude Colledani,et al. A Full-Custom Mixed-Signal CMOS Front-End Readout Chip for High Efficiency Small Animal PET Imaging , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[6] Shen-Iuan Liu,et al. A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.

[7] J. M. Rochelle,et al. A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.