A scan chain optimization method for diagnosis

Scan chain structure consumes 10%~30% of die area, and most yield loss is caused by scan chain faults. This makes scan chain diagnosis be the key important method to ensure the high-quality products. The conventional scan chain diagnosis techniques usually conduct to a large range of suspect faulty flip flops. The failure analysis of those suspect faulty flip flops is time-consuming and costly. In this paper, we present a new scan chain construction method to reduce the range of suspect faulty flip flops. By constructing scan chains based on circuit logical structure, the proposed method can effectively improve the diagnosability of scan chains without any additional circuits. Moreover, by taking into consideration the physical location, the proposed method can decrease the negative effects of scan chains on the performance of designs. The proposed scan chain construction method can effectively handle a single scan chain fault as well as multiple scan chain faults. The experimental results show that the range of suspect faulty flip flops is reduced by 40%~90% on the most of ITC'99 benchmark circuits.

[1]  R. J. McNulty,et al.  Partner SRLs for improved shift register diagnostics , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[2]  Hsin-Chou Chi,et al.  Efficient Diagnosis of Scan Chains with Single Stuck-at Faults , 2009, 2009 International Conference on Computing, Engineering and Information.

[3]  Wu-Tung Cheng,et al.  Diagnose Multiple Stuck-at Scan Chain Faults , 2008, 2008 13th European Test Symposium.

[4]  Shi-Yu Huang,et al.  Quick scan chain diagnosis using signal profiling , 2005, 2005 International Conference on Computer Design.

[5]  Yu Huang.  Dynamic Learning Based Scan Chain Diagnosis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Kevin Stanley,et al.  High-Accuracy Flush-and-Scan Software Diagnostic , 2001, IEEE Des. Test Comput..

[7]  Sudhakar M. Reddy,et al.  Statistical diagnosis for intermittent scan chain hold-time fault , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[8]  Yu Hu,et al.  A design- for-diagnosis technique for diagnosing both scan chain faults and combinational circuit faults , 2008, 2008 Asia and South Pacific Design Automation Conference.

[9]  Srikanth Venkataraman,et al.  A technique for fault diagnosis of defects in scan chains , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  S. Narayanan,et al.  An efficient scheme to diagnose scan chains , 1997, Proceedings International Test Conference 1997.

[11]  Chien-Mo James Li,et al.  Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis , 2006, 2006 IEEE International Test Conference.

[12]  Janusz Rajski,et al.  Compressed pattern diagnosis for scan chain failures , 2005, IEEE International Conference on Test, 2005..

[13]  TingTing Hwang,et al.  Utilizing Circuit Structure for Scan Chain Diagnosis , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Wu-Tung Cheng,et al.  A complete test set to diagnose scan chain failures , 2007, 2007 IEEE International Test Conference.

[15]  Rohit Kapur,et al.  An ATE assisted DFD technique for Volume Diagnosis of scan chains , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  Wu-Tung Cheng,et al.  Efficient diagnosis for multiple intermittent scan chain hold-time faults , 2003, 2003 Test Symposium.

[17]  Geetani Edirisooriya,et al.  Diagnosis of scan path failures , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[18]  Arun Gunda,et al.  Failure analysis for full-scan circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[19]  Wu-Tung Cheng,et al.  Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns , 2009, 2009 Asian Test Symposium.

[20]  Michael S. Hsiao,et al.  DFT + DFD: An Integrated Method for Design for Testability and Diagnosability , 2010, 2010 19th IEEE Asian Test Symposium.

[21]  Wu-Tung Cheng,et al.  Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking , 2010, 2010 19th IEEE Asian Test Symposium.

[22]  Sandip Kundu.  Diagnosing scan chain faults , 1994, IEEE Trans. Very Large Scale Integr. Syst..