Digitalization of mixed-signal functionality in nanometer technologies

Digitalization of mixed-signal functionality, digital enhancement, all digital approach, and digital assistance are buzzwords in modern RF, analog and mixed-signal design. Based on a review of pipeline analog-to-digital converters, digital phase locked loops, time-to-digital converters and ADCs based on time quantization the meaning, the ideas, and the strategy behind these words are analyzed and discussed.

[1]  Hung-Chih Liu,et al.  A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration , 2005 .

[2]  Heinz Koeppl,et al.  Digitally enhanced analog circuits: System aspects , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[4]  Michiel Steyaert,et al.  A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  P.J. Hurst,et al.  A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration , 2004, IEEE Journal of Solid-State Circuits.

[6]  P.G.A. Jespers,et al.  A CMOS 13-b cyclic RSD A/D converter , 1992, IEEE Journal of Solid-State Circuits.

[7]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[8]  Ieee Circuits,et al.  Digest of technical papers , 1984 .

[9]  E. Roza,et al.  Analog-to-digital conversion via duty-cycle modulation , 1997 .

[10]  Stephan Henzler,et al.  90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Michiel Steyaert,et al.  A 0.02mm2 65nm CMOS 30MHz BW all-digital differential VCO-based ADC with 64dB SNDR , 2010, 2010 Symposium on VLSI Circuits.

[12]  Stephan Henzler,et al.  Time-to-Digital Converters , 2010 .

[13]  Stephan Henzler,et al.  Time-to-Digital Converter Basics , 2010 .

[14]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.