A Q-routing based self-regulated routing scheme for network-on-chip

A Q-learning based congestion table dynamic adjusted NoC routing scheme is presented to reduce the impact of the packet transfer delay on system performance in condition of network congestion. First, according to the degree of congestion, each router selects between DyXY routing scheme and Q-learning based routing scheme. The proposed routing algorithm relies on transfer latency of each packet and adjacent routers traffic condition to updates congestion status table of router in real time and make an optimal selection for the packet output channel. Secondly, congestion table self-regulated technique is proposed to overcome the defect that staled value in table degrading robust of routing. Finally, we compare the presented routing method to DyXY routing algorithm through BookSim2.0 simulation platform. The result shows that our method outperforms DyXY method by 13.08% and 16.82% in uniform traffic and transpose traffic respectively.

[1]  Pasi Liljeberg,et al.  Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs , 2014, Microprocess. Microsystems.

[2]  Pasi Liljeberg,et al.  Q-learning based congestion-aware routing algorithm for on-chip network , 2011, 2011 IEEE 2nd International Conference on Networked Embedded Systems for Enterprise Applications.

[3]  Vijay Laxmi,et al.  C-Routing: An adaptive hierarchical NoC routing methodology , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[4]  An-Yeu Wu,et al.  Path-Congestion-Aware Adaptive Routing With a Contention Prediction Scheme for Network-on-Chip Systems , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Virginie Fresse,et al.  FlexOE: A congestion-aware routing algorithm for NoCs , 2013, 2013 International Symposium on Rapid System Prototyping (RSP).

[6]  Nan Jiang,et al.  A detailed and flexible cycle-accurate Network-on-Chip simulator , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).

[7]  Michael L. Littman,et al.  Packet Routing in Dynamically Changing Networks: A Reinforcement Learning Approach , 1993, NIPS.

[8]  Bill Lin,et al.  Destination-based adaptive routing on 2D mesh networks , 2010, 2010 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS).

[9]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[10]  Pasi Liljeberg,et al.  Optimized Q-learning model for distributing traffic in on-Chip Networks , 2012, 2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA).

[11]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[12]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[13]  Masoud Daneshtalab,et al.  EDXY - A low cost congestion-aware routing algorithm for network-on-chips , 2010, J. Syst. Archit..

[14]  Pasi Liljeberg,et al.  Adaptive reinforcement learning method for networks-on-chip , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[15]  Vincenzo Catania,et al.  Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[16]  Alexander Sprintson,et al.  GCA: Global Congestion Awareness for Load Balance in Networks-on-Chip , 2016, IEEE Trans. Parallel Distributed Syst..

[17]  Axel Jantsch,et al.  A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip , 2010, NoCArc '10.