Performing arithmetic functions with the Chinese abacus approach

-This brief introduces a novel (or ancient) technique for highspeed arithmetic. The new proposed method is based on the still-used Chinese abacus. We show that proper electronic circuits, based on pass transistor and domino logic, allow us to achieve the same functions of the Chinese abacus. Simulations with a 0.35-/spl mu/m CMOS technology show that either a pipeline 8-bit adder and 8/spl times/8 multiplier can run at a speed as high as 1 GHz.

[1]  Atsuki Inoue,et al.  A 4.1-ns Compact 54 54-b Multiplier Utilizing Sign-Select Booth Encoders , 1997 .

[2]  S. Naffziger.  A sub-nanosecond 0.5 /spl mu/m 64 b adder design , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  H. Maruyama,et al.  A 4.3 ns 0.3 /spl mu/m CMOS 54/spl times/54 b multiplier using precharged pass-transistor logic , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.