Gate Voltage Matching Investigation for Low-Power Analog Applications

On CMOS technology, some process steps can create a parasitic phenomenon named “hump effect.” This parasitic effect can have a strong impact on gate voltage matching of differential pairs and, as a consequence, on analog circuit performances. In this context, several solutions to limit or remove this hump effect are proposed and described. Silicon data obtained at package and wafer levels for different temperatures are analyzed.

[1]  Jean Michel Portal,et al.  Temperature and hump effect impact on output voltage spread of low power bandgap designed in the sub-threshold area , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[2]  P.R. Kinget.  Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.

[3]  S. Saini,et al.  Polysilicon gate enhancement of the random dopant induced threshold voltage fluctuations in sub-100 nm MOSFETs with ultrathin gate oxide , 2000 .

[4]  Sung-Young Lee,et al.  A Fermi Level Controlled High Voltage Transistor preventing subthreshold hump , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[5]  Hassen Aziza,et al.  Impact of hump effect on MOSFET mismatch in the sub-threshold area for low power analog applications , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[6]  Y. Joly,et al.  Active “multi-fingers”: Test structure to improve MOSFET matching in sub-threshold area , 2012, 2012 IEEE International Conference on Microelectronic Test Structures.

[7]  J.-M. Portal,et al.  Octagonal MOSFET: Reliable device for low power analog applications , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[8]  Eric A. Vittoz,et al.  Weak inversion for ultra low-power and very low-voltage circuits , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[9]  A.H. Montree,et al.  Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[10]  Salvador P. Gimenez,et al.  A novel Overlapping Circular-Gate Transistor (O-CGT) and its application to analog design , 2009, 2009 Argentine School of Micro-Nanoelectronics, Technology and Applications.

[11]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2003 .

[12]  Michel Steyaert,et al.  Matching of MOS transistors with different layout styles , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[13]  P. Stolk,et al.  Narrow Device Issues in Deep-Submicron Technologies-the Influence of Stress, TED and Segregation on Device Performance , 2000, 30th European Solid-State Device Research Conference.

[14]  M. Haond,et al.  Analysis of width edge effects in advanced isolation schemes for deep submicron CMOS technologies , 1996 .

[15]  Willy Sansen,et al.  An easy-to-use mismatch model for the MOS transistor , 2002, IEEE J. Solid State Circuits.

[16]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .