Rapid Performance and Power Consumption Estimation Methods for Embedded System Design

As embedded systems increase in complexity, rapid performance estimation methods, appropriate for use early in the design process, are becoming more and more necessary. These methods can produce significant decreases in execution time, power consumption and system cost. However, to be practicable, a design space exploration (DSE) process must be capable of evaluating several design alternatives quickly. This paper focuses on ways to accelerate performance and power consumption evaluation for embedded systems. Three methods: statistical simulation (SS), analytical modeling and detailed simulation (AMDS) and analytical modeling and statistical simulation (AMSS), offering both speed and accuracy for detailed cycle-accurate micro-architecture simulation, are presented and compared. Experimental results indicate that these methods produce interesting simulation acceleration factors. In addition, the error margin is on average less than 3.8%, reaching 8% in the worst case

[1]  Stéphan Jourdan,et al.  Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors , 1999, 1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425).

[2]  James E. Smith,et al.  Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox , 2003, IEEE Micro.

[3]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[4]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[5]  Sharad Malik,et al.  Static timing analysis of embedded software , 1997, DAC.

[6]  Brad Calder,et al.  Automatically characterizing large scale program behavior , 2002, ASPLOS X.

[7]  James E. Smith,et al.  A first-order superscalar processor model , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[8]  James E. Smith,et al.  Modeling superscalar processors via statistical simulation , 2001, Proceedings 2001 International Conference on Parallel Architectures and Compilation Techniques.

[9]  André Seznec,et al.  Choosing representative slices of program execution for microarchitecture simulations: a preliminary , 2000 .

[10]  Roland E. Wunderlich,et al.  SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..

[11]  John Flynn,et al.  Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research , 2001 .