A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate

The CDR circuit is a key enabling block in high-speed serial links. With an external reference clock for frequency acquisition, high-performance CDR circuits typically operate at a single pre-defined data rate. In rapidly growing telecommunication applications, however, it is desirable for a CDR circuit to be able to cover a wide range of bit rates for improved flexibility. In the WDM technique, for example, the data can be transmitted with different bit rates. Thus, it is desired that the CDR circuit detects the change in the input data rate and automatically acquire the new data rate without any need for external programming.

[1]  D. Belot,et al.  A 3.3V power adaptive 1244/622/155 Mb/s transceiver for ATM, SONET/SDH , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[2]  Shen-Iuan Liu,et al.  A 200-Mbps 2-Gbps Continuous-Rate Clock-and-Data-Recovery Circuit , 2006 .

[3]  L. DeVito,et al.  A 12.5-mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback , 2005, IEEE Journal of Solid-State Circuits.

[5]  J.C. Scheytt,et al.  A 0.155, 0.622, and 2.488 Gb/s automatic bit rate selecting clock and data recovery IC for bit rate transparent SDH-systems , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[6]  Shen-Iuan Liu,et al.  A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Suhwan Kim,et al.  A 180-Mb/s to 3.2-Gb/s, continuous-rate, fast-locking CDR without using external reference clock , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[8]  Shen-Iuan Liu,et al.  A 155.52 mbps-3.125 gbps continuous-rate clock and data recovery circuit , 2006, IEEE J. Solid State Circuits.