Synthesis of configurable architectures for DSP algorithms

ASICs offer the best realization of DSP algorithms in terms of performance, but the cost is prohibitive, especially when the volumes involved are low. However, if the architecture synthesis trajectory for such algorithms is such that the target architecture can be identified as an interconnection of elementary parameterized computational structures, then it is possible to attain a close match, both in terms of performance and power with respect to an ASIC, for any algorithmic parameters of the given algorithm. Such an architecture is weakly programmable (configurable) and can be viewed as an application specific instruction-set processor (ASIP). In this work, we present a methodology to synthesize ASIPs for DSP algorithms.

[1]  Anantha Chandrakasan,et al.  Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Alan V. Oppenheim,et al.  Discrete-time Signal Processing. Vol.2 , 2001 .

[3]  Gert Goossens,et al.  Embedded software in real-time signal processing systems: design technologies , 1997, Proc. IEEE.

[4]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[5]  Keshab K. Parhi,et al.  High level DSP synthesis using the MARS design system , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[6]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[7]  Catherine H. Gebotys,et al.  Optimal synthesis of high-performance architectures , 1992 .

[8]  Visvanathan,et al.  Synthesis of energy-efficient configurable processor arrays , 1994 .

[9]  Albert E. Casavant,et al.  Scheduling and hardware sharing in pipelined data paths , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Sang-Sik Ahn,et al.  Convergence of the DLMS algorithm with decreasing step size , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[11]  Catherine H. Gebotys,et al.  Synthesizing Embedded Speed-optimized Architectures , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[12]  P. Six,et al.  Cathedral-II: A Silicon Compiler for Digital Signal Processing , 1986, IEEE Design & Test of Computers.

[13]  V. von Kaenel,et al.  A voltage reduction technique for battery-operated systems , 1990 .

[14]  Fuyun Ling,et al.  The LMS algorithm with delayed coefficient adaptation , 1989, IEEE Trans. Acoust. Speech Signal Process..

[15]  Alice C. Parker,et al.  Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Keshab K. Parhi,et al.  High-level algorithm and architecture transformations for DSP synthesis , 1995, J. VLSI Signal Process..

[17]  August Kaelin,et al.  Analysis of the LMS algorithm with delayed coefficient update , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[18]  Mohamed I. Elmasry,et al.  Global optimization approach for architectural synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Gert Goossens,et al.  Embedded software in real-time signal processing systems: application and architecture trends , 1997 .

[20]  Mohamed I. Elmasry,et al.  Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  S. Ramanathan,et al.  Low-power pipelined LMS adaptive filter architectures with minimal adaptation delay1 , 1999, Integr..

[22]  Mani B. Srivastava,et al.  Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[23]  Hugo De Man,et al.  Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications , 1996, DAC '96.

[24]  Niraj K. Jha,et al.  Algorithm-based fault tolerance for FFT networks , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[25]  Keshab K. Parhi,et al.  Synthesis of control circuits in folded pipelined DSP architectures , 1992 .