Fast extraction of predictive models for integrated circuits using n-performance Pareto fronts
暂无分享,去创建一个
[1] Günhan Dündar,et al. An Analog/RF Circuit Synthesis and Design Assistant Tool for Analog IP: DATA-IP , 2018, 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[2] Rob A. Rutenbar,et al. Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and RF Designs , 2007, Proceedings of the IEEE.
[3] R. Iskander,et al. Hierarchical Graph-Based Sizing for Analog Cells Through Reference Transistors , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.
[4] Kemper Lewis,et al. Intuitive visualization of Pareto Frontier for multi-objective optimization in n-dimensional performance space , 2004 .
[5] Architectural exploration methods and tools for heterogeneous 3D-IC , 2012 .
[6] Rob A. Rutenbar,et al. Design Automation for Analog: The Next Generation of Tool Challenges , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[7] Gautam Agrawal,et al. Estimation of Multi-Objective Pareto Frontier using Hyperspace Diagonal Counting , 2006 .
[8] Kemper Lewis,et al. Intuitive Design Selection using Visualized n-Dimensional Pareto Frontier , 2005 .