Emitter CMP process optimization for self-aligned SiGe:C HBT fabrication
暂无分享,去创建一个
[1] B. Senapati,et al. A flexible, low-cost, high performance SiGe:C BiCMOS process with a one-mask HBT module , 2002, Digest. International Electron Devices Meeting,.
[2] D. Knoll,et al. A Low-Cost, High-Performance, High-Voltage Complementary BiCMOS Process , 2006, 2006 International Electron Devices Meeting.
[3] B. Senapati,et al. A modular, low-cost SiGe:C BiCMOS process featuring high-f/sub T/ and high BV/sub CEO/ transistors , 2004, Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting.
[4] D. Knoll,et al. SiGe HBT module with 2.5 ps gate delay , 2008, 2008 IEEE International Electron Devices Meeting.