Emitter CMP process optimization for self-aligned SiGe:C HBT fabrication

Using Si/SiGe CMP in the emitter module of SiGe:C HBT fabrication is an innovative approach in two respects. First, it allows one to simplify the fabrication process, enabling real low-cost HBT modules. Second, it can also be applied to form a fully self-aligned HBT structure, enabling highest RF performance. In this paper, we focus on CMP process optimization. We will show that a previous disadvantage of emitter CMP, base current relevant emitter thinning that differs with changing emitter size can be overcome by using a new, improved CMP regime. In result, previous design restrictions, introduced to maintain HBT base current scalability, can widely be relaxed. We will also demonstrate the role of a careful post-CMP cleaning procedure with respect to device and circuit yield.

[1]  B. Senapati,et al.  A flexible, low-cost, high performance SiGe:C BiCMOS process with a one-mask HBT module , 2002, Digest. International Electron Devices Meeting,.

[2]  D. Knoll,et al.  A Low-Cost, High-Performance, High-Voltage Complementary BiCMOS Process , 2006, 2006 International Electron Devices Meeting.

[3]  B. Senapati,et al.  A modular, low-cost SiGe:C BiCMOS process featuring high-f/sub T/ and high BV/sub CEO/ transistors , 2004, Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting.

[4]  D. Knoll,et al.  SiGe HBT module with 2.5 ps gate delay , 2008, 2008 IEEE International Electron Devices Meeting.